matze/clacer-testing
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

switched to pio refresh time: 250ms -> 25ms

Browse Source
This commit is contained in:
matthias wagner
2023-05-13 16:08:15 +02:00
parent af5a1611d5
commit 87ddaa6383
28 changed files with 12151 additions and 11425 deletions
Download Patch File Download Diff File Expand all files Collapse all files

72
build/tft.pio.h Normal file
View File

@@ -0,0 +1,72 @@
// -------------------------------------------------- //
// This file is autogenerated by pioasm; do not edit! //
// -------------------------------------------------- //
#pragma once
#if !PICO_NO_HARDWARE
#include "hardware/pio.h"
#endif
// --- //
// tft //
// --- //
#define tft_wrap_target 0
#define tft_wrap 1
static const uint16_t tft_program_instructions[] = {
// .wrap_target
0x6001, // 0: out pins, 1 side 0
0xb042, // 1: nop side 1
// .wrap
};
#if !PICO_NO_HARDWARE
static const struct pio_program tft_program = {
.instructions = tft_program_instructions,
.length = 2,
.origin = -1,
};
static inline pio_sm_config tft_program_get_default_config(uint offset) {
pio_sm_config c = pio_get_default_sm_config();
sm_config_set_wrap(&c, offset + tft_wrap_target, offset + tft_wrap);
sm_config_set_sideset(&c, 1, false, false);
return c;
}
// For optimal use of DMA bandwidth we would use an autopull threshold of 32,
// but we are using a threshold of 8 here (consume 1 byte from each FIFO entry
// and discard the remainder) to make things easier for software on the other side
static inline void tft_program_init(PIO pio, uint sm, uint offset, uint data_pin, uint clk_pin, float clk_div) {
pio_gpio_init(pio, data_pin);
pio_gpio_init(pio, clk_pin);
pio_sm_set_consecutive_pindirs(pio, sm, data_pin, 1, true);
pio_sm_set_consecutive_pindirs(pio, sm, clk_pin, 1, true);
pio_sm_config c = tft_program_get_default_config(offset);
sm_config_set_sideset_pins(&c, clk_pin);
sm_config_set_out_pins(&c, data_pin, 1);
sm_config_set_fifo_join(&c, PIO_FIFO_JOIN_TX);
sm_config_set_clkdiv(&c, clk_div);
sm_config_set_out_shift(&c, false, true, 8);
pio_sm_init(pio, sm, offset, &c);
pio_sm_set_enabled(pio, sm, true);
}
// Making use of the narrow store replication behaviour on RP2040 to get the
// data left-justified (as we are using shift-to-left to get MSB-first serial)
static inline void tft_put(PIO pio, uint sm, uint8_t x) {
while (pio_sm_is_tx_fifo_full(pio, sm))
;
*(volatile uint8_t*)&pio->txf[sm] = x;
}
// SM is done when it stalls on an empty FIFO
static inline void tft_wait_idle(PIO pio, uint sm) {
uint32_t sm_stall_mask = 1u << (sm + PIO_FDEBUG_TXSTALL_LSB);
pio->fdebug = sm_stall_mask;
while (!(pio->fdebug & sm_stall_mask))
;
}
#endif