9369 lines
365 KiB
Plaintext
9369 lines
365 KiB
Plaintext
|
|
/home/spider_pig/src/c/pico/clacer/build/clacer.elf: file format elf32-littlearm
|
|
|
|
Sections:
|
|
Idx Name Size VMA LMA File off Algn
|
|
0 .boot2 00000100 10000000 10000000 00001000 2**0
|
|
CONTENTS, ALLOC, LOAD, READONLY, CODE
|
|
1 .text 00004920 10000100 10000100 00001100 2**3
|
|
CONTENTS, ALLOC, LOAD, READONLY, CODE
|
|
2 .rodata 00000f04 10004a20 10004a20 00005a20 2**3
|
|
CONTENTS, ALLOC, LOAD, READONLY, DATA
|
|
3 .binary_info 00000024 10005924 10005924 00006924 2**2
|
|
CONTENTS, ALLOC, LOAD, DATA
|
|
4 .ram_vector_table 000000c0 20000000 20000000 00007384 2**2
|
|
CONTENTS
|
|
5 .data 000002c4 200000c0 10005948 000070c0 2**4
|
|
CONTENTS, ALLOC, LOAD, READONLY, CODE
|
|
6 .uninitialized_data 00000000 20000384 20000384 00007444 2**0
|
|
CONTENTS
|
|
7 .scratch_x 00000000 20040000 20040000 00007444 2**0
|
|
CONTENTS
|
|
8 .scratch_y 00000000 20041000 20041000 00007444 2**0
|
|
CONTENTS
|
|
9 .bss 000003f8 20000388 20000388 00007388 2**3
|
|
ALLOC
|
|
10 .heap 00000800 20000780 20000780 00007444 2**2
|
|
CONTENTS, READONLY
|
|
11 .stack_dummy 00000800 20041000 20041000 00007c60 2**5
|
|
CONTENTS, READONLY
|
|
12 .ARM.attributes 00000028 00000000 00000000 00008460 2**0
|
|
CONTENTS, READONLY
|
|
13 .comment 00000055 00000000 00000000 00008488 2**0
|
|
CONTENTS, READONLY
|
|
14 .debug_info 00016e9b 00000000 00000000 000084dd 2**0
|
|
CONTENTS, READONLY, DEBUGGING, OCTETS
|
|
15 .debug_abbrev 00004e26 00000000 00000000 0001f378 2**0
|
|
CONTENTS, READONLY, DEBUGGING, OCTETS
|
|
16 .debug_loclists 0000922b 00000000 00000000 0002419e 2**0
|
|
CONTENTS, READONLY, DEBUGGING, OCTETS
|
|
17 .debug_aranges 000010a0 00000000 00000000 0002d3d0 2**3
|
|
CONTENTS, READONLY, DEBUGGING, OCTETS
|
|
18 .debug_rnglists 00000ec2 00000000 00000000 0002e470 2**0
|
|
CONTENTS, READONLY, DEBUGGING, OCTETS
|
|
19 .debug_line 0000f472 00000000 00000000 0002f332 2**0
|
|
CONTENTS, READONLY, DEBUGGING, OCTETS
|
|
20 .debug_str 00003e94 00000000 00000000 0003e7a4 2**0
|
|
CONTENTS, READONLY, DEBUGGING, OCTETS
|
|
21 .debug_frame 00001f48 00000000 00000000 00042638 2**2
|
|
CONTENTS, READONLY, DEBUGGING, OCTETS
|
|
22 .debug_line_str 00000347 00000000 00000000 00044580 2**0
|
|
CONTENTS, READONLY, DEBUGGING, OCTETS
|
|
|
|
/home/spider_pig/src/c/pico/clacer/build/clacer.elf: file format elf32-littlearm
|
|
|
|
|
|
Disassembly of section .boot2:
|
|
|
|
10000000 <__boot2_start__>:
|
|
10000000: 4b32b500 .word 0x4b32b500
|
|
10000004: 60582021 .word 0x60582021
|
|
10000008: 21026898 .word 0x21026898
|
|
1000000c: 60984388 .word 0x60984388
|
|
10000010: 611860d8 .word 0x611860d8
|
|
10000014: 4b2e6158 .word 0x4b2e6158
|
|
10000018: 60992100 .word 0x60992100
|
|
1000001c: 61592102 .word 0x61592102
|
|
10000020: 22f02101 .word 0x22f02101
|
|
10000024: 492b5099 .word 0x492b5099
|
|
10000028: 21016019 .word 0x21016019
|
|
1000002c: 20356099 .word 0x20356099
|
|
10000030: f844f000 .word 0xf844f000
|
|
10000034: 42902202 .word 0x42902202
|
|
10000038: 2106d014 .word 0x2106d014
|
|
1000003c: f0006619 .word 0xf0006619
|
|
10000040: 6e19f834 .word 0x6e19f834
|
|
10000044: 66192101 .word 0x66192101
|
|
10000048: 66182000 .word 0x66182000
|
|
1000004c: f000661a .word 0xf000661a
|
|
10000050: 6e19f82c .word 0x6e19f82c
|
|
10000054: 6e196e19 .word 0x6e196e19
|
|
10000058: f0002005 .word 0xf0002005
|
|
1000005c: 2101f82f .word 0x2101f82f
|
|
10000060: d1f94208 .word 0xd1f94208
|
|
10000064: 60992100 .word 0x60992100
|
|
10000068: 6019491b .word 0x6019491b
|
|
1000006c: 60592100 .word 0x60592100
|
|
10000070: 481b491a .word 0x481b491a
|
|
10000074: 21016001 .word 0x21016001
|
|
10000078: 21eb6099 .word 0x21eb6099
|
|
1000007c: 21a06619 .word 0x21a06619
|
|
10000080: f0006619 .word 0xf0006619
|
|
10000084: 2100f812 .word 0x2100f812
|
|
10000088: 49166099 .word 0x49166099
|
|
1000008c: 60014814 .word 0x60014814
|
|
10000090: 60992101 .word 0x60992101
|
|
10000094: 2800bc01 .word 0x2800bc01
|
|
10000098: 4700d000 .word 0x4700d000
|
|
1000009c: 49134812 .word 0x49134812
|
|
100000a0: c8036008 .word 0xc8036008
|
|
100000a4: 8808f380 .word 0x8808f380
|
|
100000a8: b5034708 .word 0xb5034708
|
|
100000ac: 20046a99 .word 0x20046a99
|
|
100000b0: d0fb4201 .word 0xd0fb4201
|
|
100000b4: 42012001 .word 0x42012001
|
|
100000b8: bd03d1f8 .word 0xbd03d1f8
|
|
100000bc: 6618b502 .word 0x6618b502
|
|
100000c0: f7ff6618 .word 0xf7ff6618
|
|
100000c4: 6e18fff2 .word 0x6e18fff2
|
|
100000c8: bd026e18 .word 0xbd026e18
|
|
100000cc: 40020000 .word 0x40020000
|
|
100000d0: 18000000 .word 0x18000000
|
|
100000d4: 00070000 .word 0x00070000
|
|
100000d8: 005f0300 .word 0x005f0300
|
|
100000dc: 00002221 .word 0x00002221
|
|
100000e0: 180000f4 .word 0x180000f4
|
|
100000e4: a0002022 .word 0xa0002022
|
|
100000e8: 10000100 .word 0x10000100
|
|
100000ec: e000ed08 .word 0xe000ed08
|
|
...
|
|
100000fc: 7a4eb274 .word 0x7a4eb274
|
|
|
|
Disassembly of section .text:
|
|
|
|
10000100 <__VECTOR_TABLE>:
|
|
10000100: 20042000 .word 0x20042000
|
|
10000104: 100001f7 .word 0x100001f7
|
|
10000108: 100001c3 .word 0x100001c3
|
|
1000010c: 100001c5 .word 0x100001c5
|
|
10000110: 100001c1 .word 0x100001c1
|
|
10000114: 100001c1 .word 0x100001c1
|
|
10000118: 100001c1 .word 0x100001c1
|
|
1000011c: 100001c1 .word 0x100001c1
|
|
10000120: 100001c1 .word 0x100001c1
|
|
10000124: 100001c1 .word 0x100001c1
|
|
10000128: 100001c1 .word 0x100001c1
|
|
1000012c: 100001c7 .word 0x100001c7
|
|
10000130: 100001c1 .word 0x100001c1
|
|
10000134: 100001c1 .word 0x100001c1
|
|
10000138: 100001c9 .word 0x100001c9
|
|
1000013c: 100001cb .word 0x100001cb
|
|
10000140: 100001cd .word 0x100001cd
|
|
10000144: 100001cd .word 0x100001cd
|
|
10000148: 100001cd .word 0x100001cd
|
|
1000014c: 100001cd .word 0x100001cd
|
|
10000150: 100001cd .word 0x100001cd
|
|
10000154: 100001cd .word 0x100001cd
|
|
10000158: 100001cd .word 0x100001cd
|
|
1000015c: 100001cd .word 0x100001cd
|
|
10000160: 100001cd .word 0x100001cd
|
|
10000164: 100001cd .word 0x100001cd
|
|
10000168: 100001cd .word 0x100001cd
|
|
1000016c: 100001cd .word 0x100001cd
|
|
10000170: 100001cd .word 0x100001cd
|
|
10000174: 100001cd .word 0x100001cd
|
|
10000178: 100001cd .word 0x100001cd
|
|
1000017c: 100001cd .word 0x100001cd
|
|
10000180: 100001cd .word 0x100001cd
|
|
10000184: 100001cd .word 0x100001cd
|
|
10000188: 100001cd .word 0x100001cd
|
|
1000018c: 100001cd .word 0x100001cd
|
|
10000190: 100001cd .word 0x100001cd
|
|
10000194: 100001cd .word 0x100001cd
|
|
10000198: 100001cd .word 0x100001cd
|
|
1000019c: 100001cd .word 0x100001cd
|
|
100001a0: 100001cd .word 0x100001cd
|
|
100001a4: 100001cd .word 0x100001cd
|
|
100001a8: 100001cd .word 0x100001cd
|
|
100001ac: 100001cd .word 0x100001cd
|
|
100001b0: 100001cd .word 0x100001cd
|
|
100001b4: 100001cd .word 0x100001cd
|
|
100001b8: 100001cd .word 0x100001cd
|
|
100001bc: 100001cd .word 0x100001cd
|
|
|
|
100001c0 <isr_invalid>:
|
|
100001c0: be00 bkpt 0x0000
|
|
|
|
100001c2 <isr_nmi>:
|
|
100001c2: be00 bkpt 0x0000
|
|
|
|
100001c4 <isr_hardfault>:
|
|
100001c4: be00 bkpt 0x0000
|
|
|
|
100001c6 <isr_svcall>:
|
|
100001c6: be00 bkpt 0x0000
|
|
|
|
100001c8 <isr_pendsv>:
|
|
100001c8: be00 bkpt 0x0000
|
|
|
|
100001ca <isr_systick>:
|
|
100001ca: be00 bkpt 0x0000
|
|
|
|
100001cc <__unhandled_user_irq>:
|
|
100001cc: f3ef 8005 mrs r0, IPSR
|
|
100001d0: 3810 subs r0, #16
|
|
|
|
100001d2 <unhandled_user_irq_num_in_r0>:
|
|
100001d2: be00 bkpt 0x0000
|
|
|
|
100001d4 <binary_info_header>:
|
|
100001d4: 7188ebf2 .word 0x7188ebf2
|
|
100001d8: 10005924 .word 0x10005924
|
|
100001dc: 10005948 .word 0x10005948
|
|
100001e0: 10000234 .word 0x10000234
|
|
100001e4: e71aa390 .word 0xe71aa390
|
|
|
|
100001e8 <_entry_point>:
|
|
100001e8: 2000 movs r0, #0
|
|
100001ea: 491f ldr r1, [pc, #124] @ (10000268 <hold_non_core0_in_bootrom+0xa>)
|
|
100001ec: 6008 str r0, [r1, #0]
|
|
100001ee: c806 ldmia r0!, {r1, r2}
|
|
100001f0: f381 8808 msr MSP, r1
|
|
100001f4: 4710 bx r2
|
|
|
|
100001f6 <_reset_handler>:
|
|
100001f6: 481d ldr r0, [pc, #116] @ (1000026c <hold_non_core0_in_bootrom+0xe>)
|
|
100001f8: 6800 ldr r0, [r0, #0]
|
|
100001fa: 2800 cmp r0, #0
|
|
100001fc: d12f bne.n 1000025e <hold_non_core0_in_bootrom>
|
|
100001fe: a40d add r4, pc, #52 @ (adr r4, 10000234 <data_cpy_table>)
|
|
10000200: cc0e ldmia r4!, {r1, r2, r3}
|
|
10000202: 2900 cmp r1, #0
|
|
10000204: d002 beq.n 1000020c <_reset_handler+0x16>
|
|
10000206: f000 f812 bl 1000022e <data_cpy>
|
|
1000020a: e7f9 b.n 10000200 <_reset_handler+0xa>
|
|
1000020c: 4918 ldr r1, [pc, #96] @ (10000270 <hold_non_core0_in_bootrom+0x12>)
|
|
1000020e: 4a19 ldr r2, [pc, #100] @ (10000274 <hold_non_core0_in_bootrom+0x16>)
|
|
10000210: 2000 movs r0, #0
|
|
10000212: e000 b.n 10000216 <bss_fill_test>
|
|
|
|
10000214 <bss_fill_loop>:
|
|
10000214: c101 stmia r1!, {r0}
|
|
|
|
10000216 <bss_fill_test>:
|
|
10000216: 4291 cmp r1, r2
|
|
10000218: d1fc bne.n 10000214 <bss_fill_loop>
|
|
|
|
1000021a <platform_entry>:
|
|
1000021a: 4917 ldr r1, [pc, #92] @ (10000278 <hold_non_core0_in_bootrom+0x1a>)
|
|
1000021c: 4788 blx r1
|
|
1000021e: 4917 ldr r1, [pc, #92] @ (1000027c <hold_non_core0_in_bootrom+0x1e>)
|
|
10000220: 4788 blx r1
|
|
10000222: 4917 ldr r1, [pc, #92] @ (10000280 <hold_non_core0_in_bootrom+0x22>)
|
|
10000224: 4788 blx r1
|
|
10000226: be00 bkpt 0x0000
|
|
10000228: e7fd b.n 10000226 <platform_entry+0xc>
|
|
|
|
1000022a <data_cpy_loop>:
|
|
1000022a: c901 ldmia r1!, {r0}
|
|
1000022c: c201 stmia r2!, {r0}
|
|
|
|
1000022e <data_cpy>:
|
|
1000022e: 429a cmp r2, r3
|
|
10000230: d3fb bcc.n 1000022a <data_cpy_loop>
|
|
10000232: 4770 bx lr
|
|
|
|
10000234 <data_cpy_table>:
|
|
10000234: 10005948 .word 0x10005948
|
|
10000238: 200000c0 .word 0x200000c0
|
|
1000023c: 20000384 .word 0x20000384
|
|
10000240: 10005c0c .word 0x10005c0c
|
|
10000244: 20040000 .word 0x20040000
|
|
10000248: 20040000 .word 0x20040000
|
|
1000024c: 10005c0c .word 0x10005c0c
|
|
10000250: 20041000 .word 0x20041000
|
|
10000254: 20041000 .word 0x20041000
|
|
10000258: 00000000 .word 0x00000000
|
|
1000025c: 4770 bx lr
|
|
|
|
1000025e <hold_non_core0_in_bootrom>:
|
|
1000025e: 4809 ldr r0, [pc, #36] @ (10000284 <hold_non_core0_in_bootrom+0x26>)
|
|
10000260: f003 f900 bl 10003464 <rom_func_lookup>
|
|
10000264: 4700 bx r0
|
|
10000266: 0000 .short 0x0000
|
|
10000268: e000ed08 .word 0xe000ed08
|
|
1000026c: d0000000 .word 0xd0000000
|
|
10000270: 20000388 .word 0x20000388
|
|
10000274: 20000780 .word 0x20000780
|
|
10000278: 10002175 .word 0x10002175
|
|
1000027c: 1000039d .word 0x1000039d
|
|
10000280: 10002135 .word 0x10002135
|
|
10000284: 00005657 .word 0x00005657
|
|
|
|
10000288 <__bi_50>:
|
|
10000288: 50520006 5360b3ab 10005880 ..RP..`S.X..
|
|
|
|
10000294 <__bi_38>:
|
|
10000294: 50520006 02031c86 10005890 ..RP.....X..
|
|
|
|
100002a0 <__bi_30>:
|
|
100002a0: 50520006 9da22254 10005898 ..RPT"...X..
|
|
|
|
100002ac <__bi_22>:
|
|
100002ac: 50520005 68f465de 10005c0c ..RP.e.h.\..
|
|
|
|
100002b8 <_init>:
|
|
100002b8: b5f8 push {r3, r4, r5, r6, r7, lr}
|
|
100002ba: 46c0 nop @ (mov r8, r8)
|
|
|
|
100002bc <deregister_tm_clones>:
|
|
100002bc: 4804 ldr r0, [pc, #16] @ (100002d0 <deregister_tm_clones+0x14>)
|
|
100002be: 4b05 ldr r3, [pc, #20] @ (100002d4 <deregister_tm_clones+0x18>)
|
|
100002c0: b510 push {r4, lr}
|
|
100002c2: 4283 cmp r3, r0
|
|
100002c4: d003 beq.n 100002ce <deregister_tm_clones+0x12>
|
|
100002c6: 4b04 ldr r3, [pc, #16] @ (100002d8 <deregister_tm_clones+0x1c>)
|
|
100002c8: 2b00 cmp r3, #0
|
|
100002ca: d000 beq.n 100002ce <deregister_tm_clones+0x12>
|
|
100002cc: 4798 blx r3
|
|
100002ce: bd10 pop {r4, pc}
|
|
100002d0: 20000384 .word 0x20000384
|
|
100002d4: 20000384 .word 0x20000384
|
|
100002d8: 00000000 .word 0x00000000
|
|
|
|
100002dc <register_tm_clones>:
|
|
100002dc: 4806 ldr r0, [pc, #24] @ (100002f8 <register_tm_clones+0x1c>)
|
|
100002de: 4907 ldr r1, [pc, #28] @ (100002fc <register_tm_clones+0x20>)
|
|
100002e0: 1a09 subs r1, r1, r0
|
|
100002e2: 108b asrs r3, r1, #2
|
|
100002e4: 0fc9 lsrs r1, r1, #31
|
|
100002e6: 18c9 adds r1, r1, r3
|
|
100002e8: b510 push {r4, lr}
|
|
100002ea: 1049 asrs r1, r1, #1
|
|
100002ec: d003 beq.n 100002f6 <register_tm_clones+0x1a>
|
|
100002ee: 4b04 ldr r3, [pc, #16] @ (10000300 <register_tm_clones+0x24>)
|
|
100002f0: 2b00 cmp r3, #0
|
|
100002f2: d000 beq.n 100002f6 <register_tm_clones+0x1a>
|
|
100002f4: 4798 blx r3
|
|
100002f6: bd10 pop {r4, pc}
|
|
100002f8: 20000384 .word 0x20000384
|
|
100002fc: 20000384 .word 0x20000384
|
|
10000300: 00000000 .word 0x00000000
|
|
|
|
10000304 <__do_global_dtors_aux>:
|
|
10000304: b510 push {r4, lr}
|
|
10000306: 4c07 ldr r4, [pc, #28] @ (10000324 <__do_global_dtors_aux+0x20>)
|
|
10000308: 7823 ldrb r3, [r4, #0]
|
|
1000030a: 2b00 cmp r3, #0
|
|
1000030c: d109 bne.n 10000322 <__do_global_dtors_aux+0x1e>
|
|
1000030e: f7ff ffd5 bl 100002bc <deregister_tm_clones>
|
|
10000312: 4b05 ldr r3, [pc, #20] @ (10000328 <__do_global_dtors_aux+0x24>)
|
|
10000314: 2b00 cmp r3, #0
|
|
10000316: d002 beq.n 1000031e <__do_global_dtors_aux+0x1a>
|
|
10000318: 4804 ldr r0, [pc, #16] @ (1000032c <__do_global_dtors_aux+0x28>)
|
|
1000031a: e000 b.n 1000031e <__do_global_dtors_aux+0x1a>
|
|
1000031c: bf00 nop
|
|
1000031e: 2301 movs r3, #1
|
|
10000320: 7023 strb r3, [r4, #0]
|
|
10000322: bd10 pop {r4, pc}
|
|
10000324: 20000488 .word 0x20000488
|
|
10000328: 00000000 .word 0x00000000
|
|
1000032c: 10004a20 .word 0x10004a20
|
|
|
|
10000330 <frame_dummy>:
|
|
10000330: 4b05 ldr r3, [pc, #20] @ (10000348 <frame_dummy+0x18>)
|
|
10000332: b510 push {r4, lr}
|
|
10000334: 2b00 cmp r3, #0
|
|
10000336: d003 beq.n 10000340 <frame_dummy+0x10>
|
|
10000338: 4904 ldr r1, [pc, #16] @ (1000034c <frame_dummy+0x1c>)
|
|
1000033a: 4805 ldr r0, [pc, #20] @ (10000350 <frame_dummy+0x20>)
|
|
1000033c: e000 b.n 10000340 <frame_dummy+0x10>
|
|
1000033e: bf00 nop
|
|
10000340: f7ff ffcc bl 100002dc <register_tm_clones>
|
|
10000344: bd10 pop {r4, pc}
|
|
10000346: 46c0 nop @ (mov r8, r8)
|
|
10000348: 00000000 .word 0x00000000
|
|
1000034c: 2000048c .word 0x2000048c
|
|
10000350: 10004a20 .word 0x10004a20
|
|
|
|
10000354 <update_us_since_boot>:
|
|
10000354: b510 push {r4, lr}
|
|
10000356: 2b00 cmp r3, #0
|
|
10000358: db02 blt.n 10000360 <update_us_since_boot+0xc>
|
|
1000035a: 6002 str r2, [r0, #0]
|
|
1000035c: 6043 str r3, [r0, #4]
|
|
1000035e: bd10 pop {r4, pc}
|
|
10000360: 4b02 ldr r3, [pc, #8] @ (1000036c <update_us_since_boot+0x18>)
|
|
10000362: 4a03 ldr r2, [pc, #12] @ (10000370 <update_us_since_boot+0x1c>)
|
|
10000364: 4803 ldr r0, [pc, #12] @ (10000374 <update_us_since_boot+0x20>)
|
|
10000366: 213f movs r1, #63 @ 0x3f
|
|
10000368: f001 fee8 bl 1000213c <__assert_func>
|
|
1000036c: 10004a20 .word 0x10004a20
|
|
10000370: 10004a94 .word 0x10004a94
|
|
10000374: 10004a3c .word 0x10004a3c
|
|
|
|
10000378 <get_absolute_time>:
|
|
10000378: b510 push {r4, lr}
|
|
1000037a: b082 sub sp, #8
|
|
1000037c: 0004 movs r4, r0
|
|
1000037e: f001 fa29 bl 100017d4 <time_us_64>
|
|
10000382: 0002 movs r2, r0
|
|
10000384: 000b movs r3, r1
|
|
10000386: 4668 mov r0, sp
|
|
10000388: f7ff ffe4 bl 10000354 <update_us_since_boot>
|
|
1000038c: 9a00 ldr r2, [sp, #0]
|
|
1000038e: 9b01 ldr r3, [sp, #4]
|
|
10000390: 6022 str r2, [r4, #0]
|
|
10000392: 6063 str r3, [r4, #4]
|
|
10000394: 0020 movs r0, r4
|
|
10000396: b002 add sp, #8
|
|
10000398: bd10 pop {r4, pc}
|
|
...
|
|
|
|
1000039c <main>:
|
|
1000039c: b530 push {r4, r5, lr}
|
|
1000039e: b085 sub sp, #20
|
|
100003a0: f004 f948 bl 10004634 <stdio_init_all>
|
|
100003a4: 480d ldr r0, [pc, #52] @ (100003dc <main+0x40>)
|
|
100003a6: f000 f8a1 bl 100004ec <tft_init>
|
|
100003aa: 4668 mov r0, sp
|
|
100003ac: f7ff ffe4 bl 10000378 <get_absolute_time>
|
|
100003b0: 9c00 ldr r4, [sp, #0]
|
|
100003b2: 9d01 ldr r5, [sp, #4]
|
|
100003b4: 2000 movs r0, #0
|
|
100003b6: f000 f96f bl 10000698 <tft_fill>
|
|
100003ba: 4809 ldr r0, [pc, #36] @ (100003e0 <main+0x44>)
|
|
100003bc: f000 f96c bl 10000698 <tft_fill>
|
|
100003c0: 4668 mov r0, sp
|
|
100003c2: f7ff ffd9 bl 10000378 <get_absolute_time>
|
|
100003c6: 9a00 ldr r2, [sp, #0]
|
|
100003c8: 9b01 ldr r3, [sp, #4]
|
|
100003ca: 1b12 subs r2, r2, r4
|
|
100003cc: 41ab sbcs r3, r5
|
|
100003ce: 9202 str r2, [sp, #8]
|
|
100003d0: 9303 str r3, [sp, #12]
|
|
100003d2: 4804 ldr r0, [pc, #16] @ (100003e4 <main+0x48>)
|
|
100003d4: f004 f922 bl 1000461c <__wrap_printf>
|
|
100003d8: e7e7 b.n 100003aa <main+0xe>
|
|
100003da: 46c0 nop @ (mov r8, r8)
|
|
100003dc: 10004aac .word 0x10004aac
|
|
100003e0: 0000ffff .word 0x0000ffff
|
|
100003e4: 10004a8c .word 0x10004a8c
|
|
|
|
100003e8 <set_sys_clock_khz>:
|
|
100003e8: b570 push {r4, r5, r6, lr}
|
|
100003ea: b084 sub sp, #16
|
|
100003ec: 0006 movs r6, r0
|
|
100003ee: 000c movs r4, r1
|
|
100003f0: ab01 add r3, sp, #4
|
|
100003f2: aa02 add r2, sp, #8
|
|
100003f4: a903 add r1, sp, #12
|
|
100003f6: f000 f9bf bl 10000778 <check_sys_clock_khz>
|
|
100003fa: 1e05 subs r5, r0, #0
|
|
100003fc: d104 bne.n 10000408 <set_sys_clock_khz+0x20>
|
|
100003fe: 2c00 cmp r4, #0
|
|
10000400: d109 bne.n 10000416 <set_sys_clock_khz+0x2e>
|
|
10000402: 0020 movs r0, r4
|
|
10000404: b004 add sp, #16
|
|
10000406: bd70 pop {r4, r5, r6, pc}
|
|
10000408: 9a01 ldr r2, [sp, #4]
|
|
1000040a: 9902 ldr r1, [sp, #8]
|
|
1000040c: 9803 ldr r0, [sp, #12]
|
|
1000040e: f000 f977 bl 10000700 <set_sys_clock_pll>
|
|
10000412: 002c movs r4, r5
|
|
10000414: e7f5 b.n 10000402 <set_sys_clock_khz+0x1a>
|
|
10000416: 4802 ldr r0, [pc, #8] @ (10000420 <set_sys_clock_khz+0x38>)
|
|
10000418: 0031 movs r1, r6
|
|
1000041a: f001 ff27 bl 1000226c <panic>
|
|
1000041e: 46c0 nop @ (mov r8, r8)
|
|
10000420: 10004acc .word 0x10004acc
|
|
|
|
10000424 <tft_cmd>:
|
|
10000424: b570 push {r4, r5, r6, lr}
|
|
10000426: b082 sub sp, #8
|
|
10000428: 000c movs r4, r1
|
|
1000042a: 0015 movs r5, r2
|
|
1000042c: 466b mov r3, sp
|
|
1000042e: 1dd9 adds r1, r3, #7
|
|
10000430: 7008 strb r0, [r1, #0]
|
|
10000432: 4b1c ldr r3, [pc, #112] @ (100004a4 <tft_cmd+0x80>)
|
|
10000434: 681e ldr r6, [r3, #0]
|
|
10000436: 6832 ldr r2, [r6, #0]
|
|
10000438: 2007 movs r0, #7
|
|
1000043a: 4042 eors r2, r0
|
|
1000043c: 30c8 adds r0, #200 @ 0xc8
|
|
1000043e: 4010 ands r0, r2
|
|
10000440: 2280 movs r2, #128 @ 0x80
|
|
10000442: 0152 lsls r2, r2, #5
|
|
10000444: 4332 orrs r2, r6
|
|
10000446: 6010 str r0, [r2, #0]
|
|
10000448: 4a17 ldr r2, [pc, #92] @ (100004a8 <tft_cmd+0x84>)
|
|
1000044a: 2000 movs r0, #0
|
|
1000044c: 7010 strb r0, [r2, #0]
|
|
1000044e: 68da ldr r2, [r3, #12]
|
|
10000450: 3001 adds r0, #1
|
|
10000452: 0006 movs r6, r0
|
|
10000454: 4096 lsls r6, r2
|
|
10000456: 22d0 movs r2, #208 @ 0xd0
|
|
10000458: 0612 lsls r2, r2, #24
|
|
1000045a: 6196 str r6, [r2, #24]
|
|
1000045c: 691e ldr r6, [r3, #16]
|
|
1000045e: 40b0 lsls r0, r6
|
|
10000460: 6190 str r0, [r2, #24]
|
|
10000462: 6818 ldr r0, [r3, #0]
|
|
10000464: 2201 movs r2, #1
|
|
10000466: f004 fac3 bl 100049f0 <__spi_write_blocking_veneer>
|
|
1000046a: 2d00 cmp r5, #0
|
|
1000046c: d10c bne.n 10000488 <tft_cmd+0x64>
|
|
1000046e: 490d ldr r1, [pc, #52] @ (100004a4 <tft_cmd+0x80>)
|
|
10000470: 68ca ldr r2, [r1, #12]
|
|
10000472: 2301 movs r3, #1
|
|
10000474: 0018 movs r0, r3
|
|
10000476: 4090 lsls r0, r2
|
|
10000478: 22d0 movs r2, #208 @ 0xd0
|
|
1000047a: 0612 lsls r2, r2, #24
|
|
1000047c: 6150 str r0, [r2, #20]
|
|
1000047e: 6909 ldr r1, [r1, #16]
|
|
10000480: 408b lsls r3, r1
|
|
10000482: 6153 str r3, [r2, #20]
|
|
10000484: b002 add sp, #8
|
|
10000486: bd70 pop {r4, r5, r6, pc}
|
|
10000488: 4a06 ldr r2, [pc, #24] @ (100004a4 <tft_cmd+0x80>)
|
|
1000048a: 6911 ldr r1, [r2, #16]
|
|
1000048c: 2301 movs r3, #1
|
|
1000048e: 408b lsls r3, r1
|
|
10000490: 21d0 movs r1, #208 @ 0xd0
|
|
10000492: 0609 lsls r1, r1, #24
|
|
10000494: 614b str r3, [r1, #20]
|
|
10000496: 6810 ldr r0, [r2, #0]
|
|
10000498: 002a movs r2, r5
|
|
1000049a: 0021 movs r1, r4
|
|
1000049c: f004 faa8 bl 100049f0 <__spi_write_blocking_veneer>
|
|
100004a0: e7e5 b.n 1000046e <tft_cmd+0x4a>
|
|
100004a2: 46c0 nop @ (mov r8, r8)
|
|
100004a4: 20000754 .word 0x20000754
|
|
100004a8: 2000077e .word 0x2000077e
|
|
|
|
100004ac <tft_caset>:
|
|
100004ac: b500 push {lr}
|
|
100004ae: b083 sub sp, #12
|
|
100004b0: 000b movs r3, r1
|
|
100004b2: a901 add r1, sp, #4
|
|
100004b4: 0a02 lsrs r2, r0, #8
|
|
100004b6: 700a strb r2, [r1, #0]
|
|
100004b8: 7048 strb r0, [r1, #1]
|
|
100004ba: 0a1a lsrs r2, r3, #8
|
|
100004bc: 708a strb r2, [r1, #2]
|
|
100004be: 70cb strb r3, [r1, #3]
|
|
100004c0: 2204 movs r2, #4
|
|
100004c2: 202a movs r0, #42 @ 0x2a
|
|
100004c4: f7ff ffae bl 10000424 <tft_cmd>
|
|
100004c8: b003 add sp, #12
|
|
100004ca: bd00 pop {pc}
|
|
|
|
100004cc <tft_raset>:
|
|
100004cc: b500 push {lr}
|
|
100004ce: b083 sub sp, #12
|
|
100004d0: 000b movs r3, r1
|
|
100004d2: a901 add r1, sp, #4
|
|
100004d4: 0a02 lsrs r2, r0, #8
|
|
100004d6: 700a strb r2, [r1, #0]
|
|
100004d8: 7048 strb r0, [r1, #1]
|
|
100004da: 0a1a lsrs r2, r3, #8
|
|
100004dc: 708a strb r2, [r1, #2]
|
|
100004de: 70cb strb r3, [r1, #3]
|
|
100004e0: 2204 movs r2, #4
|
|
100004e2: 202b movs r0, #43 @ 0x2b
|
|
100004e4: f7ff ff9e bl 10000424 <tft_cmd>
|
|
100004e8: b003 add sp, #12
|
|
100004ea: bd00 pop {pc}
|
|
|
|
100004ec <tft_init>:
|
|
100004ec: b5f0 push {r4, r5, r6, r7, lr}
|
|
100004ee: b085 sub sp, #20
|
|
100004f0: 0001 movs r1, r0
|
|
100004f2: 4c42 ldr r4, [pc, #264] @ (100005fc <tft_init+0x110>)
|
|
100004f4: 2220 movs r2, #32
|
|
100004f6: 0020 movs r0, r4
|
|
100004f8: f003 ff00 bl 100042fc <__wrap___aeabi_memcpy>
|
|
100004fc: 2101 movs r1, #1
|
|
100004fe: 4840 ldr r0, [pc, #256] @ (10000600 <tft_init+0x114>)
|
|
10000500: f7ff ff72 bl 100003e8 <set_sys_clock_khz>
|
|
10000504: 6820 ldr r0, [r4, #0]
|
|
10000506: 493f ldr r1, [pc, #252] @ (10000604 <tft_init+0x118>)
|
|
10000508: f004 f9f4 bl 100048f4 <spi_init>
|
|
1000050c: 9001 str r0, [sp, #4]
|
|
1000050e: 6821 ldr r1, [r4, #0]
|
|
10000510: 680b ldr r3, [r1, #0]
|
|
10000512: 2207 movs r2, #7
|
|
10000514: 4053 eors r3, r2
|
|
10000516: 32c8 adds r2, #200 @ 0xc8
|
|
10000518: 401a ands r2, r3
|
|
1000051a: 2380 movs r3, #128 @ 0x80
|
|
1000051c: 015b lsls r3, r3, #5
|
|
1000051e: 430b orrs r3, r1
|
|
10000520: 601a str r2, [r3, #0]
|
|
10000522: 6860 ldr r0, [r4, #4]
|
|
10000524: 2101 movs r1, #1
|
|
10000526: f000 f97f bl 10000828 <gpio_set_function>
|
|
1000052a: 68a0 ldr r0, [r4, #8]
|
|
1000052c: 2101 movs r1, #1
|
|
1000052e: f000 f97b bl 10000828 <gpio_set_function>
|
|
10000532: 68e0 ldr r0, [r4, #12]
|
|
10000534: f000 f990 bl 10000858 <gpio_init>
|
|
10000538: 6920 ldr r0, [r4, #16]
|
|
1000053a: f000 f98d bl 10000858 <gpio_init>
|
|
1000053e: 6960 ldr r0, [r4, #20]
|
|
10000540: f000 f98a bl 10000858 <gpio_init>
|
|
10000544: 69a0 ldr r0, [r4, #24]
|
|
10000546: f000 f987 bl 10000858 <gpio_init>
|
|
1000054a: 68e3 ldr r3, [r4, #12]
|
|
1000054c: 2601 movs r6, #1
|
|
1000054e: 0031 movs r1, r6
|
|
10000550: 4099 lsls r1, r3
|
|
10000552: 25d0 movs r5, #208 @ 0xd0
|
|
10000554: 062d lsls r5, r5, #24
|
|
10000556: 6269 str r1, [r5, #36] @ 0x24
|
|
10000558: 6923 ldr r3, [r4, #16]
|
|
1000055a: 0032 movs r2, r6
|
|
1000055c: 409a lsls r2, r3
|
|
1000055e: 626a str r2, [r5, #36] @ 0x24
|
|
10000560: 6963 ldr r3, [r4, #20]
|
|
10000562: 0030 movs r0, r6
|
|
10000564: 4098 lsls r0, r3
|
|
10000566: 0003 movs r3, r0
|
|
10000568: 6268 str r0, [r5, #36] @ 0x24
|
|
1000056a: 69a0 ldr r0, [r4, #24]
|
|
1000056c: 0037 movs r7, r6
|
|
1000056e: 4087 lsls r7, r0
|
|
10000570: 626f str r7, [r5, #36] @ 0x24
|
|
10000572: 6169 str r1, [r5, #20]
|
|
10000574: 616a str r2, [r5, #20]
|
|
10000576: 616b str r3, [r5, #20]
|
|
10000578: 2064 movs r0, #100 @ 0x64
|
|
1000057a: f001 f8ac bl 100016d6 <sleep_ms>
|
|
1000057e: 2200 movs r2, #0
|
|
10000580: 2100 movs r1, #0
|
|
10000582: 2001 movs r0, #1
|
|
10000584: f7ff ff4e bl 10000424 <tft_cmd>
|
|
10000588: 2096 movs r0, #150 @ 0x96
|
|
1000058a: f001 f8a4 bl 100016d6 <sleep_ms>
|
|
1000058e: 2200 movs r2, #0
|
|
10000590: 2100 movs r1, #0
|
|
10000592: 2011 movs r0, #17
|
|
10000594: f7ff ff46 bl 10000424 <tft_cmd>
|
|
10000598: 2032 movs r0, #50 @ 0x32
|
|
1000059a: f001 f89c bl 100016d6 <sleep_ms>
|
|
1000059e: a902 add r1, sp, #8
|
|
100005a0: 2355 movs r3, #85 @ 0x55
|
|
100005a2: 700b strb r3, [r1, #0]
|
|
100005a4: 2201 movs r2, #1
|
|
100005a6: 203a movs r0, #58 @ 0x3a
|
|
100005a8: f7ff ff3c bl 10000424 <tft_cmd>
|
|
100005ac: 200a movs r0, #10
|
|
100005ae: f001 f892 bl 100016d6 <sleep_ms>
|
|
100005b2: a903 add r1, sp, #12
|
|
100005b4: 2300 movs r3, #0
|
|
100005b6: 700b strb r3, [r1, #0]
|
|
100005b8: 2201 movs r2, #1
|
|
100005ba: 2036 movs r0, #54 @ 0x36
|
|
100005bc: f7ff ff32 bl 10000424 <tft_cmd>
|
|
100005c0: 8ba1 ldrh r1, [r4, #28]
|
|
100005c2: 2000 movs r0, #0
|
|
100005c4: f7ff ff72 bl 100004ac <tft_caset>
|
|
100005c8: 8be1 ldrh r1, [r4, #30]
|
|
100005ca: 2000 movs r0, #0
|
|
100005cc: f7ff ff7e bl 100004cc <tft_raset>
|
|
100005d0: 2200 movs r2, #0
|
|
100005d2: 2100 movs r1, #0
|
|
100005d4: 2013 movs r0, #19
|
|
100005d6: f7ff ff25 bl 10000424 <tft_cmd>
|
|
100005da: 200a movs r0, #10
|
|
100005dc: f001 f87b bl 100016d6 <sleep_ms>
|
|
100005e0: 2200 movs r2, #0
|
|
100005e2: 2100 movs r1, #0
|
|
100005e4: 2029 movs r0, #41 @ 0x29
|
|
100005e6: f7ff ff1d bl 10000424 <tft_cmd>
|
|
100005ea: 200a movs r0, #10
|
|
100005ec: f001 f873 bl 100016d6 <sleep_ms>
|
|
100005f0: 69a3 ldr r3, [r4, #24]
|
|
100005f2: 409e lsls r6, r3
|
|
100005f4: 616e str r6, [r5, #20]
|
|
100005f6: b005 add sp, #20
|
|
100005f8: bdf0 pop {r4, r5, r6, r7, pc}
|
|
100005fa: 46c0 nop @ (mov r8, r8)
|
|
100005fc: 20000754 .word 0x20000754
|
|
10000600: 00020f58 .word 0x00020f58
|
|
10000604: 03fe56c0 .word 0x03fe56c0
|
|
|
|
10000608 <tft_ramwr>:
|
|
10000608: b570 push {r4, r5, r6, lr}
|
|
1000060a: b082 sub sp, #8
|
|
1000060c: 4d0e ldr r5, [pc, #56] @ (10000648 <tft_ramwr+0x40>)
|
|
1000060e: 68eb ldr r3, [r5, #12]
|
|
10000610: 2401 movs r4, #1
|
|
10000612: 0022 movs r2, r4
|
|
10000614: 409a lsls r2, r3
|
|
10000616: 26d0 movs r6, #208 @ 0xd0
|
|
10000618: 0636 lsls r6, r6, #24
|
|
1000061a: 61b2 str r2, [r6, #24]
|
|
1000061c: 692b ldr r3, [r5, #16]
|
|
1000061e: 0022 movs r2, r4
|
|
10000620: 409a lsls r2, r3
|
|
10000622: 61b2 str r2, [r6, #24]
|
|
10000624: 466b mov r3, sp
|
|
10000626: 1dd9 adds r1, r3, #7
|
|
10000628: 232c movs r3, #44 @ 0x2c
|
|
1000062a: 700b strb r3, [r1, #0]
|
|
1000062c: 6828 ldr r0, [r5, #0]
|
|
1000062e: 2201 movs r2, #1
|
|
10000630: f004 f9de bl 100049f0 <__spi_write_blocking_veneer>
|
|
10000634: 68eb ldr r3, [r5, #12]
|
|
10000636: 0022 movs r2, r4
|
|
10000638: 409a lsls r2, r3
|
|
1000063a: 61b2 str r2, [r6, #24]
|
|
1000063c: 692b ldr r3, [r5, #16]
|
|
1000063e: 409c lsls r4, r3
|
|
10000640: 6174 str r4, [r6, #20]
|
|
10000642: b002 add sp, #8
|
|
10000644: bd70 pop {r4, r5, r6, pc}
|
|
10000646: 46c0 nop @ (mov r8, r8)
|
|
10000648: 20000754 .word 0x20000754
|
|
|
|
1000064c <tft_write>:
|
|
1000064c: b510 push {r4, lr}
|
|
1000064e: 0003 movs r3, r0
|
|
10000650: 084a lsrs r2, r1, #1
|
|
10000652: 4903 ldr r1, [pc, #12] @ (10000660 <tft_write+0x14>)
|
|
10000654: 6808 ldr r0, [r1, #0]
|
|
10000656: 0019 movs r1, r3
|
|
10000658: f004 f9da bl 10004a10 <__spi_write16_blocking_veneer>
|
|
1000065c: bd10 pop {r4, pc}
|
|
1000065e: 46c0 nop @ (mov r8, r8)
|
|
10000660: 20000754 .word 0x20000754
|
|
|
|
10000664 <tft_put>:
|
|
10000664: b500 push {lr}
|
|
10000666: b083 sub sp, #12
|
|
10000668: 466b mov r3, sp
|
|
1000066a: 80d8 strh r0, [r3, #6]
|
|
1000066c: 3306 adds r3, #6
|
|
1000066e: 2102 movs r1, #2
|
|
10000670: 0018 movs r0, r3
|
|
10000672: f7ff ffeb bl 1000064c <tft_write>
|
|
10000676: b003 add sp, #12
|
|
10000678: bd00 pop {pc}
|
|
...
|
|
|
|
1000067c <tft_set_cursor>:
|
|
1000067c: b570 push {r4, r5, r6, lr}
|
|
1000067e: 000c movs r4, r1
|
|
10000680: 4d04 ldr r5, [pc, #16] @ (10000694 <tft_set_cursor+0x18>)
|
|
10000682: 8ba9 ldrh r1, [r5, #28]
|
|
10000684: f7ff ff12 bl 100004ac <tft_caset>
|
|
10000688: 8be9 ldrh r1, [r5, #30]
|
|
1000068a: 0020 movs r0, r4
|
|
1000068c: f7ff ff1e bl 100004cc <tft_raset>
|
|
10000690: bd70 pop {r4, r5, r6, pc}
|
|
10000692: 46c0 nop @ (mov r8, r8)
|
|
10000694: 20000754 .word 0x20000754
|
|
|
|
10000698 <tft_fill>:
|
|
10000698: b570 push {r4, r5, r6, lr}
|
|
1000069a: 0006 movs r6, r0
|
|
1000069c: 4b15 ldr r3, [pc, #84] @ (100006f4 <tft_fill+0x5c>)
|
|
1000069e: 8b9a ldrh r2, [r3, #28]
|
|
100006a0: 8bdd ldrh r5, [r3, #30]
|
|
100006a2: 4355 muls r5, r2
|
|
100006a4: 2100 movs r1, #0
|
|
100006a6: 2000 movs r0, #0
|
|
100006a8: f7ff ffe8 bl 1000067c <tft_set_cursor>
|
|
100006ac: 4b12 ldr r3, [pc, #72] @ (100006f8 <tft_fill+0x60>)
|
|
100006ae: 781b ldrb r3, [r3, #0]
|
|
100006b0: 2b00 cmp r3, #0
|
|
100006b2: d004 beq.n 100006be <tft_fill+0x26>
|
|
100006b4: 4811 ldr r0, [pc, #68] @ (100006fc <tft_fill+0x64>)
|
|
100006b6: f003 ffb1 bl 1000461c <__wrap_printf>
|
|
100006ba: 2400 movs r4, #0
|
|
100006bc: e014 b.n 100006e8 <tft_fill+0x50>
|
|
100006be: f7ff ffa3 bl 10000608 <tft_ramwr>
|
|
100006c2: 4b0c ldr r3, [pc, #48] @ (100006f4 <tft_fill+0x5c>)
|
|
100006c4: 6819 ldr r1, [r3, #0]
|
|
100006c6: 680b ldr r3, [r1, #0]
|
|
100006c8: 220f movs r2, #15
|
|
100006ca: 4053 eors r3, r2
|
|
100006cc: 32c0 adds r2, #192 @ 0xc0
|
|
100006ce: 401a ands r2, r3
|
|
100006d0: 2380 movs r3, #128 @ 0x80
|
|
100006d2: 015b lsls r3, r3, #5
|
|
100006d4: 430b orrs r3, r1
|
|
100006d6: 601a str r2, [r3, #0]
|
|
100006d8: 4b07 ldr r3, [pc, #28] @ (100006f8 <tft_fill+0x60>)
|
|
100006da: 2201 movs r2, #1
|
|
100006dc: 701a strb r2, [r3, #0]
|
|
100006de: e7e9 b.n 100006b4 <tft_fill+0x1c>
|
|
100006e0: 0030 movs r0, r6
|
|
100006e2: f7ff ffbf bl 10000664 <tft_put>
|
|
100006e6: 3401 adds r4, #1
|
|
100006e8: 42ac cmp r4, r5
|
|
100006ea: dbf9 blt.n 100006e0 <tft_fill+0x48>
|
|
100006ec: 4803 ldr r0, [pc, #12] @ (100006fc <tft_fill+0x64>)
|
|
100006ee: f003 ff95 bl 1000461c <__wrap_printf>
|
|
100006f2: bd70 pop {r4, r5, r6, pc}
|
|
100006f4: 20000754 .word 0x20000754
|
|
100006f8: 2000077e .word 0x2000077e
|
|
100006fc: 10004a8c .word 0x10004a8c
|
|
|
|
10000700 <set_sys_clock_pll>:
|
|
10000700: b5f0 push {r4, r5, r6, r7, lr}
|
|
10000702: b083 sub sp, #12
|
|
10000704: 0004 movs r4, r0
|
|
10000706: 000d movs r5, r1
|
|
10000708: 0016 movs r6, r2
|
|
1000070a: f000 f8b1 bl 10000870 <running_on_fpga>
|
|
1000070e: 2800 cmp r0, #0
|
|
10000710: d001 beq.n 10000716 <set_sys_clock_pll+0x16>
|
|
10000712: b003 add sp, #12
|
|
10000714: bdf0 pop {r4, r5, r6, r7, pc}
|
|
10000716: 4f15 ldr r7, [pc, #84] @ (1000076c <set_sys_clock_pll+0x6c>)
|
|
10000718: 9700 str r7, [sp, #0]
|
|
1000071a: 003b movs r3, r7
|
|
1000071c: 2201 movs r2, #1
|
|
1000071e: 2101 movs r1, #1
|
|
10000720: 3005 adds r0, #5
|
|
10000722: f001 fb4b bl 10001dbc <clock_configure>
|
|
10000726: 9600 str r6, [sp, #0]
|
|
10000728: 002b movs r3, r5
|
|
1000072a: 0022 movs r2, r4
|
|
1000072c: 2101 movs r1, #1
|
|
1000072e: 4810 ldr r0, [pc, #64] @ (10000770 <set_sys_clock_pll+0x70>)
|
|
10000730: f001 fc4c bl 10001fcc <pll_init>
|
|
10000734: 0031 movs r1, r6
|
|
10000736: 4369 muls r1, r5
|
|
10000738: 0020 movs r0, r4
|
|
1000073a: f002 fee7 bl 1000350c <__wrap___aeabi_uidiv>
|
|
1000073e: 0004 movs r4, r0
|
|
10000740: 4b0c ldr r3, [pc, #48] @ (10000774 <set_sys_clock_pll+0x74>)
|
|
10000742: 9300 str r3, [sp, #0]
|
|
10000744: 2200 movs r2, #0
|
|
10000746: 2102 movs r1, #2
|
|
10000748: 2004 movs r0, #4
|
|
1000074a: f001 fb37 bl 10001dbc <clock_configure>
|
|
1000074e: 9400 str r4, [sp, #0]
|
|
10000750: 0023 movs r3, r4
|
|
10000752: 2200 movs r2, #0
|
|
10000754: 2101 movs r1, #1
|
|
10000756: 2005 movs r0, #5
|
|
10000758: f001 fb30 bl 10001dbc <clock_configure>
|
|
1000075c: 9700 str r7, [sp, #0]
|
|
1000075e: 003b movs r3, r7
|
|
10000760: 2202 movs r2, #2
|
|
10000762: 2100 movs r1, #0
|
|
10000764: 2006 movs r0, #6
|
|
10000766: f001 fb29 bl 10001dbc <clock_configure>
|
|
1000076a: e7d2 b.n 10000712 <set_sys_clock_pll+0x12>
|
|
1000076c: 02dc6c00 .word 0x02dc6c00
|
|
10000770: 40028000 .word 0x40028000
|
|
10000774: 00b71b00 .word 0x00b71b00
|
|
|
|
10000778 <check_sys_clock_khz>:
|
|
10000778: b5f0 push {r4, r5, r6, r7, lr}
|
|
1000077a: 46de mov lr, fp
|
|
1000077c: 4657 mov r7, sl
|
|
1000077e: 464e mov r6, r9
|
|
10000780: 4645 mov r5, r8
|
|
10000782: b5e0 push {r5, r6, r7, lr}
|
|
10000784: b083 sub sp, #12
|
|
10000786: 4680 mov r8, r0
|
|
10000788: 468b mov fp, r1
|
|
1000078a: 9200 str r2, [sp, #0]
|
|
1000078c: 9301 str r3, [sp, #4]
|
|
1000078e: 2004 movs r0, #4
|
|
10000790: f001 fc16 bl 10001fc0 <clock_get_hz>
|
|
10000794: 21fa movs r1, #250 @ 0xfa
|
|
10000796: 0089 lsls r1, r1, #2
|
|
10000798: f002 feb8 bl 1000350c <__wrap___aeabi_uidiv>
|
|
1000079c: 4682 mov sl, r0
|
|
1000079e: 23a0 movs r3, #160 @ 0xa0
|
|
100007a0: 005b lsls r3, r3, #1
|
|
100007a2: 4699 mov r9, r3
|
|
100007a4: e02c b.n 10000800 <check_sys_clock_khz+0x88>
|
|
100007a6: 3c01 subs r4, #1
|
|
100007a8: 2c00 cmp r4, #0
|
|
100007aa: d020 beq.n 100007ee <check_sys_clock_khz+0x76>
|
|
100007ac: 0025 movs r5, r4
|
|
100007ae: 437d muls r5, r7
|
|
100007b0: 0029 movs r1, r5
|
|
100007b2: 0030 movs r0, r6
|
|
100007b4: f002 feaa bl 1000350c <__wrap___aeabi_uidiv>
|
|
100007b8: 4540 cmp r0, r8
|
|
100007ba: d1f4 bne.n 100007a6 <check_sys_clock_khz+0x2e>
|
|
100007bc: 0029 movs r1, r5
|
|
100007be: 0030 movs r0, r6
|
|
100007c0: f002 fea4 bl 1000350c <__wrap___aeabi_uidiv>
|
|
100007c4: 2900 cmp r1, #0
|
|
100007c6: d1ee bne.n 100007a6 <check_sys_clock_khz+0x2e>
|
|
100007c8: 0173 lsls r3, r6, #5
|
|
100007ca: 1b9b subs r3, r3, r6
|
|
100007cc: 009b lsls r3, r3, #2
|
|
100007ce: 199b adds r3, r3, r6
|
|
100007d0: 00db lsls r3, r3, #3
|
|
100007d2: 465a mov r2, fp
|
|
100007d4: 6013 str r3, [r2, #0]
|
|
100007d6: 9b00 ldr r3, [sp, #0]
|
|
100007d8: 601f str r7, [r3, #0]
|
|
100007da: 9b01 ldr r3, [sp, #4]
|
|
100007dc: 601c str r4, [r3, #0]
|
|
100007de: 2001 movs r0, #1
|
|
100007e0: b003 add sp, #12
|
|
100007e2: bcf0 pop {r4, r5, r6, r7}
|
|
100007e4: 46bb mov fp, r7
|
|
100007e6: 46b2 mov sl, r6
|
|
100007e8: 46a9 mov r9, r5
|
|
100007ea: 46a0 mov r8, r4
|
|
100007ec: bdf0 pop {r4, r5, r6, r7, pc}
|
|
100007ee: 3f01 subs r7, #1
|
|
100007f0: 2f00 cmp r7, #0
|
|
100007f2: d001 beq.n 100007f8 <check_sys_clock_khz+0x80>
|
|
100007f4: 003c movs r4, r7
|
|
100007f6: e7d7 b.n 100007a8 <check_sys_clock_khz+0x30>
|
|
100007f8: 2301 movs r3, #1
|
|
100007fa: 425b negs r3, r3
|
|
100007fc: 469c mov ip, r3
|
|
100007fe: 44e1 add r9, ip
|
|
10000800: 464b mov r3, r9
|
|
10000802: 2b0f cmp r3, #15
|
|
10000804: d909 bls.n 1000081a <check_sys_clock_khz+0xa2>
|
|
10000806: 4656 mov r6, sl
|
|
10000808: 464b mov r3, r9
|
|
1000080a: 435e muls r6, r3
|
|
1000080c: 4b04 ldr r3, [pc, #16] @ (10000820 <check_sys_clock_khz+0xa8>)
|
|
1000080e: 18f2 adds r2, r6, r3
|
|
10000810: 4b04 ldr r3, [pc, #16] @ (10000824 <check_sys_clock_khz+0xac>)
|
|
10000812: 429a cmp r2, r3
|
|
10000814: d8f0 bhi.n 100007f8 <check_sys_clock_khz+0x80>
|
|
10000816: 2707 movs r7, #7
|
|
10000818: e7ea b.n 100007f0 <check_sys_clock_khz+0x78>
|
|
1000081a: 2000 movs r0, #0
|
|
1000081c: e7e0 b.n 100007e0 <check_sys_clock_khz+0x68>
|
|
1000081e: 46c0 nop @ (mov r8, r8)
|
|
10000820: fff48e50 .word 0xfff48e50
|
|
10000824: 000cf850 .word 0x000cf850
|
|
|
|
10000828 <gpio_set_function>:
|
|
10000828: b510 push {r4, lr}
|
|
1000082a: 0083 lsls r3, r0, #2
|
|
1000082c: 4a08 ldr r2, [pc, #32] @ (10000850 <gpio_set_function+0x28>)
|
|
1000082e: 4694 mov ip, r2
|
|
10000830: 4463 add r3, ip
|
|
10000832: 681a ldr r2, [r3, #0]
|
|
10000834: 2440 movs r4, #64 @ 0x40
|
|
10000836: 4062 eors r2, r4
|
|
10000838: 3480 adds r4, #128 @ 0x80
|
|
1000083a: 4014 ands r4, r2
|
|
1000083c: 2280 movs r2, #128 @ 0x80
|
|
1000083e: 0152 lsls r2, r2, #5
|
|
10000840: 4313 orrs r3, r2
|
|
10000842: 601c str r4, [r3, #0]
|
|
10000844: 00c0 lsls r0, r0, #3
|
|
10000846: 4b03 ldr r3, [pc, #12] @ (10000854 <gpio_set_function+0x2c>)
|
|
10000848: 469c mov ip, r3
|
|
1000084a: 4460 add r0, ip
|
|
1000084c: 6041 str r1, [r0, #4]
|
|
1000084e: bd10 pop {r4, pc}
|
|
10000850: 4001c004 .word 0x4001c004
|
|
10000854: 40014000 .word 0x40014000
|
|
|
|
10000858 <gpio_init>:
|
|
10000858: b510 push {r4, lr}
|
|
1000085a: 2301 movs r3, #1
|
|
1000085c: 4083 lsls r3, r0
|
|
1000085e: 22d0 movs r2, #208 @ 0xd0
|
|
10000860: 0612 lsls r2, r2, #24
|
|
10000862: 6293 str r3, [r2, #40] @ 0x28
|
|
10000864: 6193 str r3, [r2, #24]
|
|
10000866: 2105 movs r1, #5
|
|
10000868: f7ff ffde bl 10000828 <gpio_set_function>
|
|
1000086c: bd10 pop {r4, pc}
|
|
...
|
|
|
|
10000870 <running_on_fpga>:
|
|
10000870: 4b03 ldr r3, [pc, #12] @ (10000880 <running_on_fpga+0x10>)
|
|
10000872: 681b ldr r3, [r3, #0]
|
|
10000874: 2002 movs r0, #2
|
|
10000876: 4018 ands r0, r3
|
|
10000878: 1e43 subs r3, r0, #1
|
|
1000087a: 4198 sbcs r0, r3
|
|
1000087c: b2c0 uxtb r0, r0
|
|
1000087e: 4770 bx lr
|
|
10000880: 4006c000 .word 0x4006c000
|
|
|
|
10000884 <hw_claim_lock>:
|
|
10000884: f3ef 8010 mrs r0, PRIMASK
|
|
10000888: b672 cpsid i
|
|
1000088a: 4b03 ldr r3, [pc, #12] @ (10000898 <hw_claim_lock+0x14>)
|
|
1000088c: 681b ldr r3, [r3, #0]
|
|
1000088e: 2b00 cmp r3, #0
|
|
10000890: d0fb beq.n 1000088a <hw_claim_lock+0x6>
|
|
10000892: f3bf 8f5f dmb sy
|
|
10000896: 4770 bx lr
|
|
10000898: d000012c .word 0xd000012c
|
|
|
|
1000089c <hw_claim_unlock>:
|
|
1000089c: f3bf 8f5f dmb sy
|
|
100008a0: 4b02 ldr r3, [pc, #8] @ (100008ac <hw_claim_unlock+0x10>)
|
|
100008a2: 2200 movs r2, #0
|
|
100008a4: 601a str r2, [r3, #0]
|
|
100008a6: f380 8810 msr PRIMASK, r0
|
|
100008aa: 4770 bx lr
|
|
100008ac: d000012c .word 0xd000012c
|
|
|
|
100008b0 <hw_claim_or_assert>:
|
|
100008b0: b5f8 push {r3, r4, r5, r6, r7, lr}
|
|
100008b2: 0006 movs r6, r0
|
|
100008b4: 000c movs r4, r1
|
|
100008b6: 0015 movs r5, r2
|
|
100008b8: f7ff ffe4 bl 10000884 <hw_claim_lock>
|
|
100008bc: 08e3 lsrs r3, r4, #3
|
|
100008be: 18f7 adds r7, r6, r3
|
|
100008c0: 5cf1 ldrb r1, [r6, r3]
|
|
100008c2: 2207 movs r2, #7
|
|
100008c4: 4022 ands r2, r4
|
|
100008c6: 2301 movs r3, #1
|
|
100008c8: 4093 lsls r3, r2
|
|
100008ca: 420b tst r3, r1
|
|
100008cc: d105 bne.n 100008da <hw_claim_or_assert+0x2a>
|
|
100008ce: b2db uxtb r3, r3
|
|
100008d0: 430b orrs r3, r1
|
|
100008d2: 703b strb r3, [r7, #0]
|
|
100008d4: f7ff ffe2 bl 1000089c <hw_claim_unlock>
|
|
100008d8: bdf8 pop {r3, r4, r5, r6, r7, pc}
|
|
100008da: 0021 movs r1, r4
|
|
100008dc: 0028 movs r0, r5
|
|
100008de: f001 fcc5 bl 1000226c <panic>
|
|
...
|
|
|
|
100008e4 <spin_locks_reset>:
|
|
100008e4: 2300 movs r3, #0
|
|
100008e6: e007 b.n 100008f8 <spin_locks_reset+0x14>
|
|
100008e8: 4a05 ldr r2, [pc, #20] @ (10000900 <spin_locks_reset+0x1c>)
|
|
100008ea: 189a adds r2, r3, r2
|
|
100008ec: 0092 lsls r2, r2, #2
|
|
100008ee: f3bf 8f5f dmb sy
|
|
100008f2: 2100 movs r1, #0
|
|
100008f4: 6011 str r1, [r2, #0]
|
|
100008f6: 3301 adds r3, #1
|
|
100008f8: 2b1f cmp r3, #31
|
|
100008fa: d9f5 bls.n 100008e8 <spin_locks_reset+0x4>
|
|
100008fc: 4770 bx lr
|
|
100008fe: 46c0 nop @ (mov r8, r8)
|
|
10000900: 34000040 .word 0x34000040
|
|
|
|
10000904 <next_striped_spin_lock_num>:
|
|
10000904: 4a05 ldr r2, [pc, #20] @ (1000091c <next_striped_spin_lock_num+0x18>)
|
|
10000906: 7810 ldrb r0, [r2, #0]
|
|
10000908: 1c43 adds r3, r0, #1
|
|
1000090a: b2db uxtb r3, r3
|
|
1000090c: 7013 strb r3, [r2, #0]
|
|
1000090e: 2b17 cmp r3, #23
|
|
10000910: d902 bls.n 10000918 <next_striped_spin_lock_num+0x14>
|
|
10000912: 0013 movs r3, r2
|
|
10000914: 2210 movs r2, #16
|
|
10000916: 701a strb r2, [r3, #0]
|
|
10000918: 4770 bx lr
|
|
1000091a: 46c0 nop @ (mov r8, r8)
|
|
1000091c: 200002b0 .word 0x200002b0
|
|
|
|
10000920 <set_raw_irq_handler_and_unlock>:
|
|
10000920: 4b07 ldr r3, [pc, #28] @ (10000940 <set_raw_irq_handler_and_unlock+0x20>)
|
|
10000922: 689b ldr r3, [r3, #8]
|
|
10000924: 3010 adds r0, #16
|
|
10000926: 0080 lsls r0, r0, #2
|
|
10000928: 5019 str r1, [r3, r0]
|
|
1000092a: f3bf 8f5f dmb sy
|
|
1000092e: f3bf 8f5f dmb sy
|
|
10000932: 4b04 ldr r3, [pc, #16] @ (10000944 <set_raw_irq_handler_and_unlock+0x24>)
|
|
10000934: 2100 movs r1, #0
|
|
10000936: 6019 str r1, [r3, #0]
|
|
10000938: f382 8810 msr PRIMASK, r2
|
|
1000093c: 4770 bx lr
|
|
1000093e: 46c0 nop @ (mov r8, r8)
|
|
10000940: e000ed00 .word 0xe000ed00
|
|
10000944: d0000124 .word 0xd0000124
|
|
|
|
10000948 <resolve_branch>:
|
|
10000948: b510 push {r4, lr}
|
|
1000094a: 8803 ldrh r3, [r0, #0]
|
|
1000094c: 0ada lsrs r2, r3, #11
|
|
1000094e: 2a1c cmp r2, #28
|
|
10000950: d105 bne.n 1000095e <resolve_branch+0x16>
|
|
10000952: 055b lsls r3, r3, #21
|
|
10000954: 155b asrs r3, r3, #21
|
|
10000956: 3302 adds r3, #2
|
|
10000958: 005b lsls r3, r3, #1
|
|
1000095a: 18c0 adds r0, r0, r3
|
|
1000095c: bd10 pop {r4, pc}
|
|
1000095e: 4b03 ldr r3, [pc, #12] @ (1000096c <resolve_branch+0x24>)
|
|
10000960: 4a03 ldr r2, [pc, #12] @ (10000970 <resolve_branch+0x28>)
|
|
10000962: 4804 ldr r0, [pc, #16] @ (10000974 <resolve_branch+0x2c>)
|
|
10000964: 21b1 movs r1, #177 @ 0xb1
|
|
10000966: f001 fbe9 bl 1000213c <__assert_func>
|
|
1000096a: 46c0 nop @ (mov r8, r8)
|
|
1000096c: 10004b00 .word 0x10004b00
|
|
10000970: 10004ca4 .word 0x10004ca4
|
|
10000974: 10004b18 .word 0x10004b18
|
|
|
|
10000978 <make_branch>:
|
|
10000978: b510 push {r4, lr}
|
|
1000097a: 1a09 subs r1, r1, r0
|
|
1000097c: 1f0b subs r3, r1, #4
|
|
1000097e: 4a0a ldr r2, [pc, #40] @ (100009a8 <make_branch+0x30>)
|
|
10000980: 1888 adds r0, r1, r2
|
|
10000982: 4a0a ldr r2, [pc, #40] @ (100009ac <make_branch+0x34>)
|
|
10000984: 4290 cmp r0, r2
|
|
10000986: d808 bhi.n 1000099a <make_branch+0x22>
|
|
10000988: 07c9 lsls r1, r1, #31
|
|
1000098a: d406 bmi.n 1000099a <make_branch+0x22>
|
|
1000098c: 105b asrs r3, r3, #1
|
|
1000098e: 055b lsls r3, r3, #21
|
|
10000990: 0d5b lsrs r3, r3, #21
|
|
10000992: 4807 ldr r0, [pc, #28] @ (100009b0 <make_branch+0x38>)
|
|
10000994: 4318 orrs r0, r3
|
|
10000996: b280 uxth r0, r0
|
|
10000998: bd10 pop {r4, pc}
|
|
1000099a: 4b06 ldr r3, [pc, #24] @ (100009b4 <make_branch+0x3c>)
|
|
1000099c: 4a06 ldr r2, [pc, #24] @ (100009b8 <make_branch+0x40>)
|
|
1000099e: 4807 ldr r0, [pc, #28] @ (100009bc <make_branch+0x44>)
|
|
100009a0: 21a3 movs r1, #163 @ 0xa3
|
|
100009a2: f001 fbcb bl 1000213c <__assert_func>
|
|
100009a6: 46c0 nop @ (mov r8, r8)
|
|
100009a8: 000007fc .word 0x000007fc
|
|
100009ac: 00000ffe .word 0x00000ffe
|
|
100009b0: ffffe000 .word 0xffffe000
|
|
100009b4: 10004b60 .word 0x10004b60
|
|
100009b8: 10004c98 .word 0x10004c98
|
|
100009bc: 10004b18 .word 0x10004b18
|
|
|
|
100009c0 <insert_branch_and_link>:
|
|
100009c0: b510 push {r4, lr}
|
|
100009c2: 1a09 subs r1, r1, r0
|
|
100009c4: 3904 subs r1, #4
|
|
100009c6: 084a lsrs r2, r1, #1
|
|
100009c8: 0b09 lsrs r1, r1, #12
|
|
100009ca: d108 bne.n 100009de <insert_branch_and_link+0x1e>
|
|
100009cc: 0549 lsls r1, r1, #21
|
|
100009ce: 0d49 lsrs r1, r1, #21
|
|
100009d0: 4b06 ldr r3, [pc, #24] @ (100009ec <insert_branch_and_link+0x2c>)
|
|
100009d2: 430b orrs r3, r1
|
|
100009d4: 8003 strh r3, [r0, #0]
|
|
100009d6: 4b06 ldr r3, [pc, #24] @ (100009f0 <insert_branch_and_link+0x30>)
|
|
100009d8: 4313 orrs r3, r2
|
|
100009da: 8043 strh r3, [r0, #2]
|
|
100009dc: bd10 pop {r4, pc}
|
|
100009de: 4b05 ldr r3, [pc, #20] @ (100009f4 <insert_branch_and_link+0x34>)
|
|
100009e0: 4a05 ldr r2, [pc, #20] @ (100009f8 <insert_branch_and_link+0x38>)
|
|
100009e2: 4806 ldr r0, [pc, #24] @ (100009fc <insert_branch_and_link+0x3c>)
|
|
100009e4: 21ab movs r1, #171 @ 0xab
|
|
100009e6: f001 fba9 bl 1000213c <__assert_func>
|
|
100009ea: 46c0 nop @ (mov r8, r8)
|
|
100009ec: fffff000 .word 0xfffff000
|
|
100009f0: fffff800 .word 0xfffff800
|
|
100009f4: 10004b90 .word 0x10004b90
|
|
100009f8: 10004c6c .word 0x10004c6c
|
|
100009fc: 10004b18 .word 0x10004b18
|
|
|
|
10000a00 <irq_is_enabled>:
|
|
10000a00: 2301 movs r3, #1
|
|
10000a02: 4083 lsls r3, r0
|
|
10000a04: 4a03 ldr r2, [pc, #12] @ (10000a14 <irq_is_enabled+0x14>)
|
|
10000a06: 6810 ldr r0, [r2, #0]
|
|
10000a08: 4018 ands r0, r3
|
|
10000a0a: 1e43 subs r3, r0, #1
|
|
10000a0c: 4198 sbcs r0, r3
|
|
10000a0e: b2c0 uxtb r0, r0
|
|
10000a10: 4770 bx lr
|
|
10000a12: 46c0 nop @ (mov r8, r8)
|
|
10000a14: e000e100 .word 0xe000e100
|
|
|
|
10000a18 <irq_set_mask_enabled>:
|
|
10000a18: 2900 cmp r1, #0
|
|
10000a1a: d004 beq.n 10000a26 <irq_set_mask_enabled+0xe>
|
|
10000a1c: 4b03 ldr r3, [pc, #12] @ (10000a2c <irq_set_mask_enabled+0x14>)
|
|
10000a1e: 6018 str r0, [r3, #0]
|
|
10000a20: 4b03 ldr r3, [pc, #12] @ (10000a30 <irq_set_mask_enabled+0x18>)
|
|
10000a22: 6018 str r0, [r3, #0]
|
|
10000a24: 4770 bx lr
|
|
10000a26: 4b03 ldr r3, [pc, #12] @ (10000a34 <irq_set_mask_enabled+0x1c>)
|
|
10000a28: 6018 str r0, [r3, #0]
|
|
10000a2a: e7fb b.n 10000a24 <irq_set_mask_enabled+0xc>
|
|
10000a2c: e000e280 .word 0xe000e280
|
|
10000a30: e000e100 .word 0xe000e100
|
|
10000a34: e000e180 .word 0xe000e180
|
|
|
|
10000a38 <irq_set_enabled>:
|
|
10000a38: b510 push {r4, lr}
|
|
10000a3a: 2301 movs r3, #1
|
|
10000a3c: 4083 lsls r3, r0
|
|
10000a3e: 0018 movs r0, r3
|
|
10000a40: f7ff ffea bl 10000a18 <irq_set_mask_enabled>
|
|
10000a44: bd10 pop {r4, pc}
|
|
...
|
|
|
|
10000a48 <irq_get_vtable_handler>:
|
|
10000a48: 4b02 ldr r3, [pc, #8] @ (10000a54 <irq_get_vtable_handler+0xc>)
|
|
10000a4a: 689b ldr r3, [r3, #8]
|
|
10000a4c: 3010 adds r0, #16
|
|
10000a4e: 0080 lsls r0, r0, #2
|
|
10000a50: 58c0 ldr r0, [r0, r3]
|
|
10000a52: 4770 bx lr
|
|
10000a54: e000ed00 .word 0xe000ed00
|
|
|
|
10000a58 <irq_set_exclusive_handler>:
|
|
10000a58: b570 push {r4, r5, r6, lr}
|
|
10000a5a: 0004 movs r4, r0
|
|
10000a5c: 000d movs r5, r1
|
|
10000a5e: f3ef 8610 mrs r6, PRIMASK
|
|
10000a62: b672 cpsid i
|
|
10000a64: 4b0c ldr r3, [pc, #48] @ (10000a98 <irq_set_exclusive_handler+0x40>)
|
|
10000a66: 681b ldr r3, [r3, #0]
|
|
10000a68: 2b00 cmp r3, #0
|
|
10000a6a: d0fb beq.n 10000a64 <irq_set_exclusive_handler+0xc>
|
|
10000a6c: f3bf 8f5f dmb sy
|
|
10000a70: 0020 movs r0, r4
|
|
10000a72: f7ff ffe9 bl 10000a48 <irq_get_vtable_handler>
|
|
10000a76: 4b09 ldr r3, [pc, #36] @ (10000a9c <irq_set_exclusive_handler+0x44>)
|
|
10000a78: 4298 cmp r0, r3
|
|
10000a7a: d001 beq.n 10000a80 <irq_set_exclusive_handler+0x28>
|
|
10000a7c: 42a8 cmp r0, r5
|
|
10000a7e: d105 bne.n 10000a8c <irq_set_exclusive_handler+0x34>
|
|
10000a80: 0032 movs r2, r6
|
|
10000a82: 0029 movs r1, r5
|
|
10000a84: 0020 movs r0, r4
|
|
10000a86: f7ff ff4b bl 10000920 <set_raw_irq_handler_and_unlock>
|
|
10000a8a: bd70 pop {r4, r5, r6, pc}
|
|
10000a8c: 4b04 ldr r3, [pc, #16] @ (10000aa0 <irq_set_exclusive_handler+0x48>)
|
|
10000a8e: 4a05 ldr r2, [pc, #20] @ (10000aa4 <irq_set_exclusive_handler+0x4c>)
|
|
10000a90: 4805 ldr r0, [pc, #20] @ (10000aa8 <irq_set_exclusive_handler+0x50>)
|
|
10000a92: 2186 movs r1, #134 @ 0x86
|
|
10000a94: f001 fb52 bl 1000213c <__assert_func>
|
|
10000a98: d0000124 .word 0xd0000124
|
|
10000a9c: 100001cd .word 0x100001cd
|
|
10000aa0: 10004ba0 .word 0x10004ba0
|
|
10000aa4: 10004cb4 .word 0x10004cb4
|
|
10000aa8: 10004b18 .word 0x10004b18
|
|
|
|
10000aac <irq_remove_handler>:
|
|
10000aac: b5f0 push {r4, r5, r6, r7, lr}
|
|
10000aae: 46ce mov lr, r9
|
|
10000ab0: 4647 mov r7, r8
|
|
10000ab2: b580 push {r7, lr}
|
|
10000ab4: b083 sub sp, #12
|
|
10000ab6: 0006 movs r6, r0
|
|
10000ab8: 000d movs r5, r1
|
|
10000aba: f3ef 8810 mrs r8, PRIMASK
|
|
10000abe: b672 cpsid i
|
|
10000ac0: 4b4f ldr r3, [pc, #316] @ (10000c00 <irq_remove_handler+0x154>)
|
|
10000ac2: 681b ldr r3, [r3, #0]
|
|
10000ac4: 2b00 cmp r3, #0
|
|
10000ac6: d0fb beq.n 10000ac0 <irq_remove_handler+0x14>
|
|
10000ac8: f3bf 8f5f dmb sy
|
|
10000acc: 4b4d ldr r3, [pc, #308] @ (10000c04 <irq_remove_handler+0x158>)
|
|
10000ace: 689a ldr r2, [r3, #8]
|
|
10000ad0: 0034 movs r4, r6
|
|
10000ad2: 3410 adds r4, #16
|
|
10000ad4: 00a3 lsls r3, r4, #2
|
|
10000ad6: 58d7 ldr r7, [r2, r3]
|
|
10000ad8: 4b4b ldr r3, [pc, #300] @ (10000c08 <irq_remove_handler+0x15c>)
|
|
10000ada: 429f cmp r7, r3
|
|
10000adc: d007 beq.n 10000aee <irq_remove_handler+0x42>
|
|
10000ade: 42af cmp r7, r5
|
|
10000ae0: d100 bne.n 10000ae4 <irq_remove_handler+0x38>
|
|
10000ae2: e08b b.n 10000bfc <irq_remove_handler+0x150>
|
|
10000ae4: 9701 str r7, [sp, #4]
|
|
10000ae6: 4b49 ldr r3, [pc, #292] @ (10000c0c <irq_remove_handler+0x160>)
|
|
10000ae8: 1afb subs r3, r7, r3
|
|
10000aea: 2b2f cmp r3, #47 @ 0x2f
|
|
10000aec: d909 bls.n 10000b02 <irq_remove_handler+0x56>
|
|
10000aee: 4642 mov r2, r8
|
|
10000af0: 0039 movs r1, r7
|
|
10000af2: 0030 movs r0, r6
|
|
10000af4: f7ff ff14 bl 10000920 <set_raw_irq_handler_and_unlock>
|
|
10000af8: b003 add sp, #12
|
|
10000afa: bcc0 pop {r6, r7}
|
|
10000afc: 46b9 mov r9, r7
|
|
10000afe: 46b0 mov r8, r6
|
|
10000b00: bdf0 pop {r4, r5, r6, r7, pc}
|
|
10000b02: 0030 movs r0, r6
|
|
10000b04: f7ff ff7c bl 10000a00 <irq_is_enabled>
|
|
10000b08: 4681 mov r9, r0
|
|
10000b0a: 2100 movs r1, #0
|
|
10000b0c: 0030 movs r0, r6
|
|
10000b0e: f7ff ff93 bl 10000a38 <irq_set_enabled>
|
|
10000b12: f3bf 8f5f dmb sy
|
|
10000b16: f3ef 8105 mrs r1, IPSR
|
|
10000b1a: 2900 cmp r1, #0
|
|
10000b1c: d001 beq.n 10000b22 <irq_remove_handler+0x76>
|
|
10000b1e: 428c cmp r4, r1
|
|
10000b20: d111 bne.n 10000b46 <irq_remove_handler+0x9a>
|
|
10000b22: 2301 movs r3, #1
|
|
10000b24: 9c01 ldr r4, [sp, #4]
|
|
10000b26: 439c bics r4, r3
|
|
10000b28: 2000 movs r0, #0
|
|
10000b2a: 68a3 ldr r3, [r4, #8]
|
|
10000b2c: 42ab cmp r3, r5
|
|
10000b2e: d012 beq.n 10000b56 <irq_remove_handler+0xaa>
|
|
10000b30: 2206 movs r2, #6
|
|
10000b32: 56a2 ldrsb r2, [r4, r2]
|
|
10000b34: 2a00 cmp r2, #0
|
|
10000b36: db0d blt.n 10000b54 <irq_remove_handler+0xa8>
|
|
10000b38: 0053 lsls r3, r2, #1
|
|
10000b3a: 189b adds r3, r3, r2
|
|
10000b3c: 009b lsls r3, r3, #2
|
|
10000b3e: 4a33 ldr r2, [pc, #204] @ (10000c0c <irq_remove_handler+0x160>)
|
|
10000b40: 0020 movs r0, r4
|
|
10000b42: 18d4 adds r4, r2, r3
|
|
10000b44: e7f1 b.n 10000b2a <irq_remove_handler+0x7e>
|
|
10000b46: 4b32 ldr r3, [pc, #200] @ (10000c10 <irq_remove_handler+0x164>)
|
|
10000b48: 4a32 ldr r2, [pc, #200] @ (10000c14 <irq_remove_handler+0x168>)
|
|
10000b4a: 2136 movs r1, #54 @ 0x36
|
|
10000b4c: 4832 ldr r0, [pc, #200] @ (10000c18 <irq_remove_handler+0x16c>)
|
|
10000b4e: 31ff adds r1, #255 @ 0xff
|
|
10000b50: f001 faf4 bl 1000213c <__assert_func>
|
|
10000b54: 0020 movs r0, r4
|
|
10000b56: 42ab cmp r3, r5
|
|
10000b58: d149 bne.n 10000bee <irq_remove_handler+0x142>
|
|
10000b5a: 2506 movs r5, #6
|
|
10000b5c: 5765 ldrsb r5, [r4, r5]
|
|
10000b5e: 2d00 cmp r5, #0
|
|
10000b60: db2b blt.n 10000bba <irq_remove_handler+0x10e>
|
|
10000b62: 4b2a ldr r3, [pc, #168] @ (10000c0c <irq_remove_handler+0x160>)
|
|
10000b64: 006a lsls r2, r5, #1
|
|
10000b66: 1952 adds r2, r2, r5
|
|
10000b68: 0092 lsls r2, r2, #2
|
|
10000b6a: 189b adds r3, r3, r2
|
|
10000b6c: 689a ldr r2, [r3, #8]
|
|
10000b6e: 60a2 str r2, [r4, #8]
|
|
10000b70: 79da ldrb r2, [r3, #7]
|
|
10000b72: 71e2 strb r2, [r4, #7]
|
|
10000b74: 799b ldrb r3, [r3, #6]
|
|
10000b76: b25b sxtb r3, r3
|
|
10000b78: 71a3 strb r3, [r4, #6]
|
|
10000b7a: 2b00 cmp r3, #0
|
|
10000b7c: da0f bge.n 10000b9e <irq_remove_handler+0xf2>
|
|
10000b7e: 4827 ldr r0, [pc, #156] @ (10000c1c <irq_remove_handler+0x170>)
|
|
10000b80: 80a0 strh r0, [r4, #4]
|
|
10000b82: 4b22 ldr r3, [pc, #136] @ (10000c0c <irq_remove_handler+0x160>)
|
|
10000b84: 006a lsls r2, r5, #1
|
|
10000b86: 1952 adds r2, r2, r5
|
|
10000b88: 0092 lsls r2, r2, #2
|
|
10000b8a: 189b adds r3, r3, r2
|
|
10000b8c: 4a24 ldr r2, [pc, #144] @ (10000c20 <irq_remove_handler+0x174>)
|
|
10000b8e: 7811 ldrb r1, [r2, #0]
|
|
10000b90: 7199 strb r1, [r3, #6]
|
|
10000b92: 7015 strb r5, [r2, #0]
|
|
10000b94: 4649 mov r1, r9
|
|
10000b96: 0030 movs r0, r6
|
|
10000b98: f7ff ff4e bl 10000a38 <irq_set_enabled>
|
|
10000b9c: e7a7 b.n 10000aee <irq_remove_handler+0x42>
|
|
10000b9e: 0068 lsls r0, r5, #1
|
|
10000ba0: 1940 adds r0, r0, r5
|
|
10000ba2: 0080 lsls r0, r0, #2
|
|
10000ba4: 4b19 ldr r3, [pc, #100] @ (10000c0c <irq_remove_handler+0x160>)
|
|
10000ba6: 18c0 adds r0, r0, r3
|
|
10000ba8: 3004 adds r0, #4
|
|
10000baa: f7ff fecd bl 10000948 <resolve_branch>
|
|
10000bae: 0001 movs r1, r0
|
|
10000bb0: 1d23 adds r3, r4, #4
|
|
10000bb2: 0018 movs r0, r3
|
|
10000bb4: f7ff fee0 bl 10000978 <make_branch>
|
|
10000bb8: e7e2 b.n 10000b80 <irq_remove_handler+0xd4>
|
|
10000bba: 2900 cmp r1, #0
|
|
10000bbc: d112 bne.n 10000be4 <irq_remove_handler+0x138>
|
|
10000bbe: 2800 cmp r0, #0
|
|
10000bc0: d00e beq.n 10000be0 <irq_remove_handler+0x134>
|
|
10000bc2: 23ff movs r3, #255 @ 0xff
|
|
10000bc4: 7183 strb r3, [r0, #6]
|
|
10000bc6: 4b17 ldr r3, [pc, #92] @ (10000c24 <irq_remove_handler+0x178>)
|
|
10000bc8: 8083 strh r3, [r0, #4]
|
|
10000bca: 4915 ldr r1, [pc, #84] @ (10000c20 <irq_remove_handler+0x174>)
|
|
10000bcc: 780b ldrb r3, [r1, #0]
|
|
10000bce: 71a3 strb r3, [r4, #6]
|
|
10000bd0: 4a0e ldr r2, [pc, #56] @ (10000c0c <irq_remove_handler+0x160>)
|
|
10000bd2: 4b15 ldr r3, [pc, #84] @ (10000c28 <irq_remove_handler+0x17c>)
|
|
10000bd4: 1aa4 subs r4, r4, r2
|
|
10000bd6: 4164 adcs r4, r4
|
|
10000bd8: 4363 muls r3, r4
|
|
10000bda: 0d1b lsrs r3, r3, #20
|
|
10000bdc: 700b strb r3, [r1, #0]
|
|
10000bde: e7d9 b.n 10000b94 <irq_remove_handler+0xe8>
|
|
10000be0: 4f09 ldr r7, [pc, #36] @ (10000c08 <irq_remove_handler+0x15c>)
|
|
10000be2: e7f2 b.n 10000bca <irq_remove_handler+0x11e>
|
|
10000be4: 4911 ldr r1, [pc, #68] @ (10000c2c <irq_remove_handler+0x180>)
|
|
10000be6: 1d20 adds r0, r4, #4
|
|
10000be8: f7ff feea bl 100009c0 <insert_branch_and_link>
|
|
10000bec: e7d2 b.n 10000b94 <irq_remove_handler+0xe8>
|
|
10000bee: 4b10 ldr r3, [pc, #64] @ (10000c30 <irq_remove_handler+0x184>)
|
|
10000bf0: 4a08 ldr r2, [pc, #32] @ (10000c14 <irq_remove_handler+0x168>)
|
|
10000bf2: 216a movs r1, #106 @ 0x6a
|
|
10000bf4: 4808 ldr r0, [pc, #32] @ (10000c18 <irq_remove_handler+0x16c>)
|
|
10000bf6: 31ff adds r1, #255 @ 0xff
|
|
10000bf8: f001 faa0 bl 1000213c <__assert_func>
|
|
10000bfc: 4f02 ldr r7, [pc, #8] @ (10000c08 <irq_remove_handler+0x15c>)
|
|
10000bfe: e776 b.n 10000aee <irq_remove_handler+0x42>
|
|
10000c00: d0000124 .word 0xd0000124
|
|
10000c04: e000ed00 .word 0xe000ed00
|
|
10000c08: 100001cd .word 0x100001cd
|
|
10000c0c: 200002b4 .word 0x200002b4
|
|
10000c10: 10004bd8 .word 0x10004bd8
|
|
10000c14: 10004c84 .word 0x10004c84
|
|
10000c18: 10004b18 .word 0x10004b18
|
|
10000c1c: 0000bd01 .word 0x0000bd01
|
|
10000c20: 2000077d .word 0x2000077d
|
|
10000c24: ffffbd01 .word 0xffffbd01
|
|
10000c28: 0000aaaa .word 0x0000aaaa
|
|
10000c2c: 200002ee .word 0x200002ee
|
|
10000c30: 10004c0c .word 0x10004c0c
|
|
|
|
10000c34 <irq_add_tail_to_free_list>:
|
|
10000c34: b570 push {r4, r5, r6, lr}
|
|
10000c36: 2201 movs r2, #1
|
|
10000c38: 4302 orrs r2, r0
|
|
10000c3a: 4b2e ldr r3, [pc, #184] @ (10000cf4 <irq_add_tail_to_free_list+0xc0>)
|
|
10000c3c: 1ad3 subs r3, r2, r3
|
|
10000c3e: 2b2f cmp r3, #47 @ 0x2f
|
|
10000c40: d828 bhi.n 10000c94 <irq_add_tail_to_free_list+0x60>
|
|
10000c42: f3ef 8305 mrs r3, IPSR
|
|
10000c46: 2b00 cmp r3, #0
|
|
10000c48: d02b beq.n 10000ca2 <irq_add_tail_to_free_list+0x6e>
|
|
10000c4a: f3ef 8c10 mrs ip, PRIMASK
|
|
10000c4e: b672 cpsid i
|
|
10000c50: 4929 ldr r1, [pc, #164] @ (10000cf8 <irq_add_tail_to_free_list+0xc4>)
|
|
10000c52: 6809 ldr r1, [r1, #0]
|
|
10000c54: 2900 cmp r1, #0
|
|
10000c56: d0fb beq.n 10000c50 <irq_add_tail_to_free_list+0x1c>
|
|
10000c58: f3bf 8f5f dmb sy
|
|
10000c5c: 4c25 ldr r4, [pc, #148] @ (10000cf4 <irq_add_tail_to_free_list+0xc0>)
|
|
10000c5e: 4927 ldr r1, [pc, #156] @ (10000cfc <irq_add_tail_to_free_list+0xc8>)
|
|
10000c60: 0005 movs r5, r0
|
|
10000c62: 1b2d subs r5, r5, r4
|
|
10000c64: 416d adcs r5, r5
|
|
10000c66: 4369 muls r1, r5
|
|
10000c68: 0d09 lsrs r1, r1, #20
|
|
10000c6a: b24c sxtb r4, r1
|
|
10000c6c: 4924 ldr r1, [pc, #144] @ (10000d00 <irq_add_tail_to_free_list+0xcc>)
|
|
10000c6e: 6889 ldr r1, [r1, #8]
|
|
10000c70: 009b lsls r3, r3, #2
|
|
10000c72: 58c9 ldr r1, [r1, r3]
|
|
10000c74: 4291 cmp r1, r2
|
|
10000c76: d01b beq.n 10000cb0 <irq_add_tail_to_free_list+0x7c>
|
|
10000c78: 2100 movs r1, #0
|
|
10000c7a: 2903 cmp r1, #3
|
|
10000c7c: d832 bhi.n 10000ce4 <irq_add_tail_to_free_list+0xb0>
|
|
10000c7e: 4b1d ldr r3, [pc, #116] @ (10000cf4 <irq_add_tail_to_free_list+0xc0>)
|
|
10000c80: 004a lsls r2, r1, #1
|
|
10000c82: 1852 adds r2, r2, r1
|
|
10000c84: 0092 lsls r2, r2, #2
|
|
10000c86: 189b adds r3, r3, r2
|
|
10000c88: 799b ldrb r3, [r3, #6]
|
|
10000c8a: b25b sxtb r3, r3
|
|
10000c8c: 42a3 cmp r3, r4
|
|
10000c8e: d01f beq.n 10000cd0 <irq_add_tail_to_free_list+0x9c>
|
|
10000c90: 3101 adds r1, #1
|
|
10000c92: e7f2 b.n 10000c7a <irq_add_tail_to_free_list+0x46>
|
|
10000c94: 4b1b ldr r3, [pc, #108] @ (10000d04 <irq_add_tail_to_free_list+0xd0>)
|
|
10000c96: 4a1c ldr r2, [pc, #112] @ (10000d08 <irq_add_tail_to_free_list+0xd4>)
|
|
10000c98: 21c7 movs r1, #199 @ 0xc7
|
|
10000c9a: 481c ldr r0, [pc, #112] @ (10000d0c <irq_add_tail_to_free_list+0xd8>)
|
|
10000c9c: 0049 lsls r1, r1, #1
|
|
10000c9e: f001 fa4d bl 1000213c <__assert_func>
|
|
10000ca2: 4b1b ldr r3, [pc, #108] @ (10000d10 <irq_add_tail_to_free_list+0xdc>)
|
|
10000ca4: 4a18 ldr r2, [pc, #96] @ (10000d08 <irq_add_tail_to_free_list+0xd4>)
|
|
10000ca6: 2192 movs r1, #146 @ 0x92
|
|
10000ca8: 4818 ldr r0, [pc, #96] @ (10000d0c <irq_add_tail_to_free_list+0xd8>)
|
|
10000caa: 31ff adds r1, #255 @ 0xff
|
|
10000cac: f001 fa46 bl 1000213c <__assert_func>
|
|
10000cb0: 4a13 ldr r2, [pc, #76] @ (10000d00 <irq_add_tail_to_free_list+0xcc>)
|
|
10000cb2: 6892 ldr r2, [r2, #8]
|
|
10000cb4: 4917 ldr r1, [pc, #92] @ (10000d14 <irq_add_tail_to_free_list+0xe0>)
|
|
10000cb6: 50d1 str r1, [r2, r3]
|
|
10000cb8: 4b17 ldr r3, [pc, #92] @ (10000d18 <irq_add_tail_to_free_list+0xe4>)
|
|
10000cba: 781a ldrb r2, [r3, #0]
|
|
10000cbc: 7182 strb r2, [r0, #6]
|
|
10000cbe: 701c strb r4, [r3, #0]
|
|
10000cc0: f3bf 8f5f dmb sy
|
|
10000cc4: 4b0c ldr r3, [pc, #48] @ (10000cf8 <irq_add_tail_to_free_list+0xc4>)
|
|
10000cc6: 2200 movs r2, #0
|
|
10000cc8: 601a str r2, [r3, #0]
|
|
10000cca: f38c 8810 msr PRIMASK, ip
|
|
10000cce: bd70 pop {r4, r5, r6, pc}
|
|
10000cd0: 4b08 ldr r3, [pc, #32] @ (10000cf4 <irq_add_tail_to_free_list+0xc0>)
|
|
10000cd2: 004a lsls r2, r1, #1
|
|
10000cd4: 1855 adds r5, r2, r1
|
|
10000cd6: 00ad lsls r5, r5, #2
|
|
10000cd8: 195d adds r5, r3, r5
|
|
10000cda: 26ff movs r6, #255 @ 0xff
|
|
10000cdc: 71ae strb r6, [r5, #6]
|
|
10000cde: 4a0f ldr r2, [pc, #60] @ (10000d1c <irq_add_tail_to_free_list+0xe8>)
|
|
10000ce0: 80aa strh r2, [r5, #4]
|
|
10000ce2: e7e9 b.n 10000cb8 <irq_add_tail_to_free_list+0x84>
|
|
10000ce4: 4b0e ldr r3, [pc, #56] @ (10000d20 <irq_add_tail_to_free_list+0xec>)
|
|
10000ce6: 4a08 ldr r2, [pc, #32] @ (10000d08 <irq_add_tail_to_free_list+0xd4>)
|
|
10000ce8: 21d1 movs r1, #209 @ 0xd1
|
|
10000cea: 4808 ldr r0, [pc, #32] @ (10000d0c <irq_add_tail_to_free_list+0xd8>)
|
|
10000cec: 0049 lsls r1, r1, #1
|
|
10000cee: f001 fa25 bl 1000213c <__assert_func>
|
|
10000cf2: 46c0 nop @ (mov r8, r8)
|
|
10000cf4: 200002b4 .word 0x200002b4
|
|
10000cf8: d0000124 .word 0xd0000124
|
|
10000cfc: 0000aaaa .word 0x0000aaaa
|
|
10000d00: e000ed00 .word 0xe000ed00
|
|
10000d04: 10004c14 .word 0x10004c14
|
|
10000d08: 10004c50 .word 0x10004c50
|
|
10000d0c: 10004b18 .word 0x10004b18
|
|
10000d10: 10004c3c .word 0x10004c3c
|
|
10000d14: 100001cd .word 0x100001cd
|
|
10000d18: 2000077d .word 0x2000077d
|
|
10000d1c: ffffbd01 .word 0xffffbd01
|
|
10000d20: 10004c48 .word 0x10004c48
|
|
|
|
10000d24 <irq_init_priorities>:
|
|
10000d24: 2200 movs r2, #0
|
|
10000d26: 4b04 ldr r3, [pc, #16] @ (10000d38 <irq_init_priorities+0x14>)
|
|
10000d28: e002 b.n 10000d30 <irq_init_priorities+0xc>
|
|
10000d2a: 4904 ldr r1, [pc, #16] @ (10000d3c <irq_init_priorities+0x18>)
|
|
10000d2c: c302 stmia r3!, {r1}
|
|
10000d2e: 3201 adds r2, #1
|
|
10000d30: 2a07 cmp r2, #7
|
|
10000d32: d9fa bls.n 10000d2a <irq_init_priorities+0x6>
|
|
10000d34: 4770 bx lr
|
|
10000d36: 46c0 nop @ (mov r8, r8)
|
|
10000d38: e000e400 .word 0xe000e400
|
|
10000d3c: 80808080 .word 0x80808080
|
|
|
|
10000d40 <lock_init>:
|
|
10000d40: 4b02 ldr r3, [pc, #8] @ (10000d4c <lock_init+0xc>)
|
|
10000d42: 469c mov ip, r3
|
|
10000d44: 4461 add r1, ip
|
|
10000d46: 0089 lsls r1, r1, #2
|
|
10000d48: 6001 str r1, [r0, #0]
|
|
10000d4a: 4770 bx lr
|
|
10000d4c: 34000040 .word 0x34000040
|
|
|
|
10000d50 <mutex_init>:
|
|
10000d50: b510 push {r4, lr}
|
|
10000d52: 0004 movs r4, r0
|
|
10000d54: f7ff fdd6 bl 10000904 <next_striped_spin_lock_num>
|
|
10000d58: 0001 movs r1, r0
|
|
10000d5a: 0020 movs r0, r4
|
|
10000d5c: f7ff fff0 bl 10000d40 <lock_init>
|
|
10000d60: 23ff movs r3, #255 @ 0xff
|
|
10000d62: 7123 strb r3, [r4, #4]
|
|
10000d64: f3bf 8f5f dmb sy
|
|
10000d68: bd10 pop {r4, pc}
|
|
|
|
10000d6a <recursive_mutex_init>:
|
|
10000d6a: b510 push {r4, lr}
|
|
10000d6c: 0004 movs r4, r0
|
|
10000d6e: f7ff fdc9 bl 10000904 <next_striped_spin_lock_num>
|
|
10000d72: 0001 movs r1, r0
|
|
10000d74: 0020 movs r0, r4
|
|
10000d76: f7ff ffe3 bl 10000d40 <lock_init>
|
|
10000d7a: 23ff movs r3, #255 @ 0xff
|
|
10000d7c: 7123 strb r3, [r4, #4]
|
|
10000d7e: 2300 movs r3, #0
|
|
10000d80: 7163 strb r3, [r4, #5]
|
|
10000d82: f3bf 8f5f dmb sy
|
|
10000d86: bd10 pop {r4, pc}
|
|
|
|
10000d88 <time_reached>:
|
|
10000d88: 4b08 ldr r3, [pc, #32] @ (10000dac <time_reached+0x24>)
|
|
10000d8a: 6a5b ldr r3, [r3, #36] @ 0x24
|
|
10000d8c: 4299 cmp r1, r3
|
|
10000d8e: d809 bhi.n 10000da4 <time_reached+0x1c>
|
|
10000d90: 4a06 ldr r2, [pc, #24] @ (10000dac <time_reached+0x24>)
|
|
10000d92: 6a92 ldr r2, [r2, #40] @ 0x28
|
|
10000d94: 4282 cmp r2, r0
|
|
10000d96: d207 bcs.n 10000da8 <time_reached+0x20>
|
|
10000d98: 4299 cmp r1, r3
|
|
10000d9a: d001 beq.n 10000da0 <time_reached+0x18>
|
|
10000d9c: 2001 movs r0, #1
|
|
10000d9e: e002 b.n 10000da6 <time_reached+0x1e>
|
|
10000da0: 2000 movs r0, #0
|
|
10000da2: e000 b.n 10000da6 <time_reached+0x1e>
|
|
10000da4: 2000 movs r0, #0
|
|
10000da6: 4770 bx lr
|
|
10000da8: 2001 movs r0, #1
|
|
10000daa: e7fc b.n 10000da6 <time_reached+0x1e>
|
|
10000dac: 40054000 .word 0x40054000
|
|
|
|
10000db0 <get_entry>:
|
|
10000db0: b510 push {r4, lr}
|
|
10000db2: 2900 cmp r1, #0
|
|
10000db4: d00a beq.n 10000dcc <get_entry+0x1c>
|
|
10000db6: 6803 ldr r3, [r0, #0]
|
|
10000db8: 7b1b ldrb r3, [r3, #12]
|
|
10000dba: 428b cmp r3, r1
|
|
10000dbc: d306 bcc.n 10000dcc <get_entry+0x1c>
|
|
10000dbe: 6880 ldr r0, [r0, #8]
|
|
10000dc0: 4b05 ldr r3, [pc, #20] @ (10000dd8 <get_entry+0x28>)
|
|
10000dc2: 469c mov ip, r3
|
|
10000dc4: 4461 add r1, ip
|
|
10000dc6: 0109 lsls r1, r1, #4
|
|
10000dc8: 1840 adds r0, r0, r1
|
|
10000dca: bd10 pop {r4, pc}
|
|
10000dcc: 4b03 ldr r3, [pc, #12] @ (10000ddc <get_entry+0x2c>)
|
|
10000dce: 4a04 ldr r2, [pc, #16] @ (10000de0 <get_entry+0x30>)
|
|
10000dd0: 4804 ldr r0, [pc, #16] @ (10000de4 <get_entry+0x34>)
|
|
10000dd2: 213c movs r1, #60 @ 0x3c
|
|
10000dd4: f001 f9b2 bl 1000213c <__assert_func>
|
|
10000dd8: 0fffffff .word 0x0fffffff
|
|
10000ddc: 10004d8c .word 0x10004d8c
|
|
10000de0: 100050c4 .word 0x100050c4
|
|
10000de4: 10004db0 .word 0x10004db0
|
|
|
|
10000de8 <timer_pool_entry_comparator>:
|
|
10000de8: b5f8 push {r3, r4, r5, r6, r7, lr}
|
|
10000dea: 0004 movs r4, r0
|
|
10000dec: 0017 movs r7, r2
|
|
10000dee: f7ff ffdf bl 10000db0 <get_entry>
|
|
10000df2: 6806 ldr r6, [r0, #0]
|
|
10000df4: 6845 ldr r5, [r0, #4]
|
|
10000df6: 0039 movs r1, r7
|
|
10000df8: 0020 movs r0, r4
|
|
10000dfa: f7ff ffd9 bl 10000db0 <get_entry>
|
|
10000dfe: 6802 ldr r2, [r0, #0]
|
|
10000e00: 6843 ldr r3, [r0, #4]
|
|
10000e02: 2001 movs r0, #1
|
|
10000e04: 42ab cmp r3, r5
|
|
10000e06: d801 bhi.n 10000e0c <timer_pool_entry_comparator+0x24>
|
|
10000e08: d002 beq.n 10000e10 <timer_pool_entry_comparator+0x28>
|
|
10000e0a: 2000 movs r0, #0
|
|
10000e0c: b2c0 uxtb r0, r0
|
|
10000e0e: bdf8 pop {r3, r4, r5, r6, r7, pc}
|
|
10000e10: 42b2 cmp r2, r6
|
|
10000e12: d8fb bhi.n 10000e0c <timer_pool_entry_comparator+0x24>
|
|
10000e14: e7f9 b.n 10000e0a <timer_pool_entry_comparator+0x22>
|
|
...
|
|
|
|
10000e18 <update_us_since_boot>:
|
|
10000e18: b510 push {r4, lr}
|
|
10000e1a: 2b00 cmp r3, #0
|
|
10000e1c: db02 blt.n 10000e24 <update_us_since_boot+0xc>
|
|
10000e1e: 6002 str r2, [r0, #0]
|
|
10000e20: 6043 str r3, [r0, #4]
|
|
10000e22: bd10 pop {r4, pc}
|
|
10000e24: 4b02 ldr r3, [pc, #8] @ (10000e30 <update_us_since_boot+0x18>)
|
|
10000e26: 4a03 ldr r2, [pc, #12] @ (10000e34 <update_us_since_boot+0x1c>)
|
|
10000e28: 4803 ldr r0, [pc, #12] @ (10000e38 <update_us_since_boot+0x20>)
|
|
10000e2a: 213f movs r1, #63 @ 0x3f
|
|
10000e2c: f001 f986 bl 1000213c <__assert_func>
|
|
10000e30: 10004a20 .word 0x10004a20
|
|
10000e34: 10005090 .word 0x10005090
|
|
10000e38: 10004a3c .word 0x10004a3c
|
|
|
|
10000e3c <delayed_by_us>:
|
|
10000e3c: b510 push {r4, lr}
|
|
10000e3e: b082 sub sp, #8
|
|
10000e40: 0004 movs r4, r0
|
|
10000e42: 9804 ldr r0, [sp, #16]
|
|
10000e44: 9905 ldr r1, [sp, #20]
|
|
10000e46: 1812 adds r2, r2, r0
|
|
10000e48: 414b adcs r3, r1
|
|
10000e4a: 2b00 cmp r3, #0
|
|
10000e4c: db09 blt.n 10000e62 <delayed_by_us+0x26>
|
|
10000e4e: 4668 mov r0, sp
|
|
10000e50: f7ff ffe2 bl 10000e18 <update_us_since_boot>
|
|
10000e54: 9a00 ldr r2, [sp, #0]
|
|
10000e56: 9b01 ldr r3, [sp, #4]
|
|
10000e58: 6022 str r2, [r4, #0]
|
|
10000e5a: 6063 str r3, [r4, #4]
|
|
10000e5c: 0020 movs r0, r4
|
|
10000e5e: b002 add sp, #8
|
|
10000e60: bd10 pop {r4, pc}
|
|
10000e62: 2201 movs r2, #1
|
|
10000e64: 4252 negs r2, r2
|
|
10000e66: 4b01 ldr r3, [pc, #4] @ (10000e6c <delayed_by_us+0x30>)
|
|
10000e68: e7f1 b.n 10000e4e <delayed_by_us+0x12>
|
|
10000e6a: 46c0 nop @ (mov r8, r8)
|
|
10000e6c: 7fffffff .word 0x7fffffff
|
|
|
|
10000e70 <ph_get_node>:
|
|
10000e70: b510 push {r4, lr}
|
|
10000e72: 2900 cmp r1, #0
|
|
10000e74: d008 beq.n 10000e88 <ph_get_node+0x18>
|
|
10000e76: 7b03 ldrb r3, [r0, #12]
|
|
10000e78: 428b cmp r3, r1
|
|
10000e7a: d305 bcc.n 10000e88 <ph_get_node+0x18>
|
|
10000e7c: 6800 ldr r0, [r0, #0]
|
|
10000e7e: 004b lsls r3, r1, #1
|
|
10000e80: 185b adds r3, r3, r1
|
|
10000e82: 3b03 subs r3, #3
|
|
10000e84: 18c0 adds r0, r0, r3
|
|
10000e86: bd10 pop {r4, pc}
|
|
10000e88: 4b02 ldr r3, [pc, #8] @ (10000e94 <ph_get_node+0x24>)
|
|
10000e8a: 4a03 ldr r2, [pc, #12] @ (10000e98 <ph_get_node+0x28>)
|
|
10000e8c: 4803 ldr r0, [pc, #12] @ (10000e9c <ph_get_node+0x2c>)
|
|
10000e8e: 2168 movs r1, #104 @ 0x68
|
|
10000e90: f001 f954 bl 1000213c <__assert_func>
|
|
10000e94: 10004df4 .word 0x10004df4
|
|
10000e98: 1000506c .word 0x1000506c
|
|
10000e9c: 10004e10 .word 0x10004e10
|
|
|
|
10000ea0 <ph_contains_node>:
|
|
10000ea0: b510 push {r4, lr}
|
|
10000ea2: 7b43 ldrb r3, [r0, #13]
|
|
10000ea4: 428b cmp r3, r1
|
|
10000ea6: d101 bne.n 10000eac <ph_contains_node+0xc>
|
|
10000ea8: 2001 movs r0, #1
|
|
10000eaa: bd10 pop {r4, pc}
|
|
10000eac: f7ff ffe0 bl 10000e70 <ph_get_node>
|
|
10000eb0: 7883 ldrb r3, [r0, #2]
|
|
10000eb2: 2b00 cmp r3, #0
|
|
10000eb4: d101 bne.n 10000eba <ph_contains_node+0x1a>
|
|
10000eb6: 2000 movs r0, #0
|
|
10000eb8: e7f7 b.n 10000eaa <ph_contains_node+0xa>
|
|
10000eba: 2001 movs r0, #1
|
|
10000ebc: e7f5 b.n 10000eaa <ph_contains_node+0xa>
|
|
|
|
10000ebe <ph_new_node>:
|
|
10000ebe: b570 push {r4, r5, r6, lr}
|
|
10000ec0: 0004 movs r4, r0
|
|
10000ec2: 7b85 ldrb r5, [r0, #14]
|
|
10000ec4: 2d00 cmp r5, #0
|
|
10000ec6: d101 bne.n 10000ecc <ph_new_node+0xe>
|
|
10000ec8: 0028 movs r0, r5
|
|
10000eca: bd70 pop {r4, r5, r6, pc}
|
|
10000ecc: 0029 movs r1, r5
|
|
10000ece: f7ff ffcf bl 10000e70 <ph_get_node>
|
|
10000ed2: 7843 ldrb r3, [r0, #1]
|
|
10000ed4: 73a3 strb r3, [r4, #14]
|
|
10000ed6: 2b00 cmp r3, #0
|
|
10000ed8: d100 bne.n 10000edc <ph_new_node+0x1e>
|
|
10000eda: 73e3 strb r3, [r4, #15]
|
|
10000edc: 2300 movs r3, #0
|
|
10000ede: 7083 strb r3, [r0, #2]
|
|
10000ee0: 7043 strb r3, [r0, #1]
|
|
10000ee2: 7003 strb r3, [r0, #0]
|
|
10000ee4: e7f0 b.n 10000ec8 <ph_new_node+0xa>
|
|
...
|
|
|
|
10000ee8 <ph_add_child_node>:
|
|
10000ee8: b5f8 push {r3, r4, r5, r6, r7, lr}
|
|
10000eea: 0006 movs r6, r0
|
|
10000eec: 000c movs r4, r1
|
|
10000eee: 0015 movs r5, r2
|
|
10000ef0: f7ff ffbe bl 10000e70 <ph_get_node>
|
|
10000ef4: 0007 movs r7, r0
|
|
10000ef6: 2c00 cmp r4, #0
|
|
10000ef8: d00d beq.n 10000f16 <ph_add_child_node+0x2e>
|
|
10000efa: 2d00 cmp r5, #0
|
|
10000efc: d011 beq.n 10000f22 <ph_add_child_node+0x3a>
|
|
10000efe: 42ac cmp r4, r5
|
|
10000f00: d015 beq.n 10000f2e <ph_add_child_node+0x46>
|
|
10000f02: 0029 movs r1, r5
|
|
10000f04: 0030 movs r0, r6
|
|
10000f06: f7ff ffb3 bl 10000e70 <ph_get_node>
|
|
10000f0a: 7084 strb r4, [r0, #2]
|
|
10000f0c: 783b ldrb r3, [r7, #0]
|
|
10000f0e: 2b00 cmp r3, #0
|
|
10000f10: d113 bne.n 10000f3a <ph_add_child_node+0x52>
|
|
10000f12: 703d strb r5, [r7, #0]
|
|
10000f14: bdf8 pop {r3, r4, r5, r6, r7, pc}
|
|
10000f16: 4b0a ldr r3, [pc, #40] @ (10000f40 <ph_add_child_node+0x58>)
|
|
10000f18: 4a0a ldr r2, [pc, #40] @ (10000f44 <ph_add_child_node+0x5c>)
|
|
10000f1a: 480b ldr r0, [pc, #44] @ (10000f48 <ph_add_child_node+0x60>)
|
|
10000f1c: 216f movs r1, #111 @ 0x6f
|
|
10000f1e: f001 f90d bl 1000213c <__assert_func>
|
|
10000f22: 4b0a ldr r3, [pc, #40] @ (10000f4c <ph_add_child_node+0x64>)
|
|
10000f24: 4a07 ldr r2, [pc, #28] @ (10000f44 <ph_add_child_node+0x5c>)
|
|
10000f26: 4808 ldr r0, [pc, #32] @ (10000f48 <ph_add_child_node+0x60>)
|
|
10000f28: 2170 movs r1, #112 @ 0x70
|
|
10000f2a: f001 f907 bl 1000213c <__assert_func>
|
|
10000f2e: 4b08 ldr r3, [pc, #32] @ (10000f50 <ph_add_child_node+0x68>)
|
|
10000f30: 4a04 ldr r2, [pc, #16] @ (10000f44 <ph_add_child_node+0x5c>)
|
|
10000f32: 4805 ldr r0, [pc, #20] @ (10000f48 <ph_add_child_node+0x60>)
|
|
10000f34: 2171 movs r1, #113 @ 0x71
|
|
10000f36: f001 f901 bl 1000213c <__assert_func>
|
|
10000f3a: 7043 strb r3, [r0, #1]
|
|
10000f3c: 703d strb r5, [r7, #0]
|
|
10000f3e: e7e9 b.n 10000f14 <ph_add_child_node+0x2c>
|
|
10000f40: 10004e64 .word 0x10004e64
|
|
10000f44: 10005048 .word 0x10005048
|
|
10000f48: 10004e10 .word 0x10004e10
|
|
10000f4c: 10004e70 .word 0x10004e70
|
|
10000f50: 10004e7c .word 0x10004e7c
|
|
|
|
10000f54 <ph_merge_nodes>:
|
|
10000f54: b570 push {r4, r5, r6, lr}
|
|
10000f56: 0006 movs r6, r0
|
|
10000f58: 000d movs r5, r1
|
|
10000f5a: 0014 movs r4, r2
|
|
10000f5c: 2900 cmp r1, #0
|
|
10000f5e: d014 beq.n 10000f8a <ph_merge_nodes+0x36>
|
|
10000f60: 2a00 cmp r2, #0
|
|
10000f62: d014 beq.n 10000f8e <ph_merge_nodes+0x3a>
|
|
10000f64: 6843 ldr r3, [r0, #4]
|
|
10000f66: 6880 ldr r0, [r0, #8]
|
|
10000f68: 4798 blx r3
|
|
10000f6a: 2800 cmp r0, #0
|
|
10000f6c: d006 beq.n 10000f7c <ph_merge_nodes+0x28>
|
|
10000f6e: 0022 movs r2, r4
|
|
10000f70: 0029 movs r1, r5
|
|
10000f72: 0030 movs r0, r6
|
|
10000f74: f7ff ffb8 bl 10000ee8 <ph_add_child_node>
|
|
10000f78: 0028 movs r0, r5
|
|
10000f7a: e007 b.n 10000f8c <ph_merge_nodes+0x38>
|
|
10000f7c: 002a movs r2, r5
|
|
10000f7e: 0021 movs r1, r4
|
|
10000f80: 0030 movs r0, r6
|
|
10000f82: f7ff ffb1 bl 10000ee8 <ph_add_child_node>
|
|
10000f86: 0020 movs r0, r4
|
|
10000f88: e000 b.n 10000f8c <ph_merge_nodes+0x38>
|
|
10000f8a: 0010 movs r0, r2
|
|
10000f8c: bd70 pop {r4, r5, r6, pc}
|
|
10000f8e: 0008 movs r0, r1
|
|
10000f90: e7fc b.n 10000f8c <ph_merge_nodes+0x38>
|
|
...
|
|
|
|
10000f94 <ph_insert_node>:
|
|
10000f94: b570 push {r4, r5, r6, lr}
|
|
10000f96: 0004 movs r4, r0
|
|
10000f98: 1e0d subs r5, r1, #0
|
|
10000f9a: d00c beq.n 10000fb6 <ph_insert_node+0x22>
|
|
10000f9c: f7ff ff68 bl 10000e70 <ph_get_node>
|
|
10000fa0: 2300 movs r3, #0
|
|
10000fa2: 7083 strb r3, [r0, #2]
|
|
10000fa4: 7043 strb r3, [r0, #1]
|
|
10000fa6: 7003 strb r3, [r0, #0]
|
|
10000fa8: 7b61 ldrb r1, [r4, #13]
|
|
10000faa: 002a movs r2, r5
|
|
10000fac: 0020 movs r0, r4
|
|
10000fae: f7ff ffd1 bl 10000f54 <ph_merge_nodes>
|
|
10000fb2: 7360 strb r0, [r4, #13]
|
|
10000fb4: bd70 pop {r4, r5, r6, pc}
|
|
10000fb6: 4b03 ldr r3, [pc, #12] @ (10000fc4 <ph_insert_node+0x30>)
|
|
10000fb8: 4a03 ldr r2, [pc, #12] @ (10000fc8 <ph_insert_node+0x34>)
|
|
10000fba: 4804 ldr r0, [pc, #16] @ (10000fcc <ph_insert_node+0x38>)
|
|
10000fbc: 21a5 movs r1, #165 @ 0xa5
|
|
10000fbe: f001 f8bd bl 1000213c <__assert_func>
|
|
10000fc2: 46c0 nop @ (mov r8, r8)
|
|
10000fc4: 10004e94 .word 0x10004e94
|
|
10000fc8: 1000505c .word 0x1000505c
|
|
10000fcc: 10004e10 .word 0x10004e10
|
|
|
|
10000fd0 <ph_free_node>:
|
|
10000fd0: b570 push {r4, r5, r6, lr}
|
|
10000fd2: 0004 movs r4, r0
|
|
10000fd4: 1e0d subs r5, r1, #0
|
|
10000fd6: d00f beq.n 10000ff8 <ph_free_node+0x28>
|
|
10000fd8: f7ff ff62 bl 10000ea0 <ph_contains_node>
|
|
10000fdc: 2800 cmp r0, #0
|
|
10000fde: d10b bne.n 10000ff8 <ph_free_node+0x28>
|
|
10000fe0: 7be1 ldrb r1, [r4, #15]
|
|
10000fe2: 2900 cmp r1, #0
|
|
10000fe4: d10e bne.n 10001004 <ph_free_node+0x34>
|
|
10000fe6: 7ba3 ldrb r3, [r4, #14]
|
|
10000fe8: 2b00 cmp r3, #0
|
|
10000fea: d103 bne.n 10000ff4 <ph_free_node+0x24>
|
|
10000fec: 7be3 ldrb r3, [r4, #15]
|
|
10000fee: 2b00 cmp r3, #0
|
|
10000ff0: d10d bne.n 1000100e <ph_free_node+0x3e>
|
|
10000ff2: 73a5 strb r5, [r4, #14]
|
|
10000ff4: 73e5 strb r5, [r4, #15]
|
|
10000ff6: bd70 pop {r4, r5, r6, pc}
|
|
10000ff8: 4b08 ldr r3, [pc, #32] @ (1000101c <ph_free_node+0x4c>)
|
|
10000ffa: 4a09 ldr r2, [pc, #36] @ (10001020 <ph_free_node+0x50>)
|
|
10000ffc: 4809 ldr r0, [pc, #36] @ (10001024 <ph_free_node+0x54>)
|
|
10000ffe: 21f6 movs r1, #246 @ 0xf6
|
|
10001000: f001 f89c bl 1000213c <__assert_func>
|
|
10001004: 0020 movs r0, r4
|
|
10001006: f7ff ff33 bl 10000e70 <ph_get_node>
|
|
1000100a: 7045 strb r5, [r0, #1]
|
|
1000100c: e7eb b.n 10000fe6 <ph_free_node+0x16>
|
|
1000100e: 4b06 ldr r3, [pc, #24] @ (10001028 <ph_free_node+0x58>)
|
|
10001010: 4a03 ldr r2, [pc, #12] @ (10001020 <ph_free_node+0x50>)
|
|
10001012: 4804 ldr r0, [pc, #16] @ (10001024 <ph_free_node+0x54>)
|
|
10001014: 21fb movs r1, #251 @ 0xfb
|
|
10001016: f001 f891 bl 1000213c <__assert_func>
|
|
1000101a: 46c0 nop @ (mov r8, r8)
|
|
1000101c: 10004e98 .word 0x10004e98
|
|
10001020: 10005038 .word 0x10005038
|
|
10001024: 10004e10 .word 0x10004e10
|
|
10001028: 10004ebc .word 0x10004ebc
|
|
|
|
1000102c <get_entry_id_high>:
|
|
1000102c: b510 push {r4, lr}
|
|
1000102e: 2900 cmp r1, #0
|
|
10001030: d007 beq.n 10001042 <get_entry_id_high+0x16>
|
|
10001032: 6803 ldr r3, [r0, #0]
|
|
10001034: 7b1b ldrb r3, [r3, #12]
|
|
10001036: 428b cmp r3, r1
|
|
10001038: d303 bcc.n 10001042 <get_entry_id_high+0x16>
|
|
1000103a: 68c0 ldr r0, [r0, #12]
|
|
1000103c: 3901 subs r1, #1
|
|
1000103e: 1840 adds r0, r0, r1
|
|
10001040: bd10 pop {r4, pc}
|
|
10001042: 4b03 ldr r3, [pc, #12] @ (10001050 <get_entry_id_high+0x24>)
|
|
10001044: 4a03 ldr r2, [pc, #12] @ (10001054 <get_entry_id_high+0x28>)
|
|
10001046: 4804 ldr r0, [pc, #16] @ (10001058 <get_entry_id_high+0x2c>)
|
|
10001048: 2141 movs r1, #65 @ 0x41
|
|
1000104a: f001 f877 bl 1000213c <__assert_func>
|
|
1000104e: 46c0 nop @ (mov r8, r8)
|
|
10001050: 10004d8c .word 0x10004d8c
|
|
10001054: 10005024 .word 0x10005024
|
|
10001058: 10004db0 .word 0x10004db0
|
|
|
|
1000105c <alarm_pool_post_alloc_init>:
|
|
1000105c: b570 push {r4, r5, r6, lr}
|
|
1000105e: 0005 movs r5, r0
|
|
10001060: 000c movs r4, r1
|
|
10001062: 0008 movs r0, r1
|
|
10001064: f000 fc92 bl 1000198c <hardware_alarm_cancel>
|
|
10001068: 4909 ldr r1, [pc, #36] @ (10001090 <alarm_pool_post_alloc_init+0x34>)
|
|
1000106a: 0020 movs r0, r4
|
|
1000106c: f000 fbd2 bl 10001814 <hardware_alarm_set_callback>
|
|
10001070: f7ff fc48 bl 10000904 <next_striped_spin_lock_num>
|
|
10001074: 4b07 ldr r3, [pc, #28] @ (10001094 <alarm_pool_post_alloc_init+0x38>)
|
|
10001076: 469c mov ip, r3
|
|
10001078: 4460 add r0, ip
|
|
1000107a: 0080 lsls r0, r0, #2
|
|
1000107c: 6068 str r0, [r5, #4]
|
|
1000107e: 752c strb r4, [r5, #20]
|
|
10001080: 23d0 movs r3, #208 @ 0xd0
|
|
10001082: 061b lsls r3, r3, #24
|
|
10001084: 781b ldrb r3, [r3, #0]
|
|
10001086: 756b strb r3, [r5, #21]
|
|
10001088: 4b03 ldr r3, [pc, #12] @ (10001098 <alarm_pool_post_alloc_init+0x3c>)
|
|
1000108a: 00a4 lsls r4, r4, #2
|
|
1000108c: 50e5 str r5, [r4, r3]
|
|
1000108e: bd70 pop {r4, r5, r6, pc}
|
|
10001090: 100011a9 .word 0x100011a9
|
|
10001094: 34000040 .word 0x34000040
|
|
10001098: 2000052c .word 0x2000052c
|
|
|
|
1000109c <sleep_until_callback>:
|
|
1000109c: 4b0a ldr r3, [pc, #40] @ (100010c8 <sleep_until_callback+0x2c>)
|
|
1000109e: 681a ldr r2, [r3, #0]
|
|
100010a0: f3ef 8110 mrs r1, PRIMASK
|
|
100010a4: b672 cpsid i
|
|
100010a6: 6813 ldr r3, [r2, #0]
|
|
100010a8: 2b00 cmp r3, #0
|
|
100010aa: d0fc beq.n 100010a6 <sleep_until_callback+0xa>
|
|
100010ac: f3bf 8f5f dmb sy
|
|
100010b0: 4b05 ldr r3, [pc, #20] @ (100010c8 <sleep_until_callback+0x2c>)
|
|
100010b2: 681b ldr r3, [r3, #0]
|
|
100010b4: f3bf 8f5f dmb sy
|
|
100010b8: 2200 movs r2, #0
|
|
100010ba: 601a str r2, [r3, #0]
|
|
100010bc: f381 8810 msr PRIMASK, r1
|
|
100010c0: bf40 sev
|
|
100010c2: 2000 movs r0, #0
|
|
100010c4: 2100 movs r1, #0
|
|
100010c6: 4770 bx lr
|
|
100010c8: 20000740 .word 0x20000740
|
|
|
|
100010cc <get_absolute_time>:
|
|
100010cc: b510 push {r4, lr}
|
|
100010ce: b082 sub sp, #8
|
|
100010d0: 0004 movs r4, r0
|
|
100010d2: f000 fb7f bl 100017d4 <time_us_64>
|
|
100010d6: 0002 movs r2, r0
|
|
100010d8: 000b movs r3, r1
|
|
100010da: 4668 mov r0, sp
|
|
100010dc: f7ff fe9c bl 10000e18 <update_us_since_boot>
|
|
100010e0: 9a00 ldr r2, [sp, #0]
|
|
100010e2: 9b01 ldr r3, [sp, #4]
|
|
100010e4: 6022 str r2, [r4, #0]
|
|
100010e6: 6063 str r3, [r4, #4]
|
|
100010e8: 0020 movs r0, r4
|
|
100010ea: b002 add sp, #8
|
|
100010ec: bd10 pop {r4, pc}
|
|
|
|
100010ee <make_timeout_time_us>:
|
|
100010ee: b570 push {r4, r5, r6, lr}
|
|
100010f0: b084 sub sp, #16
|
|
100010f2: 0004 movs r4, r0
|
|
100010f4: 0016 movs r6, r2
|
|
100010f6: 001d movs r5, r3
|
|
100010f8: a802 add r0, sp, #8
|
|
100010fa: f7ff ffe7 bl 100010cc <get_absolute_time>
|
|
100010fe: 9a02 ldr r2, [sp, #8]
|
|
10001100: 9b03 ldr r3, [sp, #12]
|
|
10001102: 9600 str r6, [sp, #0]
|
|
10001104: 9501 str r5, [sp, #4]
|
|
10001106: 0020 movs r0, r4
|
|
10001108: f7ff fe98 bl 10000e3c <delayed_by_us>
|
|
1000110c: 0020 movs r0, r4
|
|
1000110e: b004 add sp, #16
|
|
10001110: bd70 pop {r4, r5, r6, pc}
|
|
...
|
|
|
|
10001114 <add_alarm_under_lock>:
|
|
10001114: b5f0 push {r4, r5, r6, r7, lr}
|
|
10001116: b083 sub sp, #12
|
|
10001118: 0007 movs r7, r0
|
|
1000111a: 9201 str r2, [sp, #4]
|
|
1000111c: 001d movs r5, r3
|
|
1000111e: ab0a add r3, sp, #40 @ 0x28
|
|
10001120: 781c ldrb r4, [r3, #0]
|
|
10001122: ab0b add r3, sp, #44 @ 0x2c
|
|
10001124: 781e ldrb r6, [r3, #0]
|
|
10001126: 2c00 cmp r4, #0
|
|
10001128: d00b beq.n 10001142 <add_alarm_under_lock+0x2e>
|
|
1000112a: 6800 ldr r0, [r0, #0]
|
|
1000112c: 0021 movs r1, r4
|
|
1000112e: f7ff feb7 bl 10000ea0 <ph_contains_node>
|
|
10001132: 2800 cmp r0, #0
|
|
10001134: d009 beq.n 1000114a <add_alarm_under_lock+0x36>
|
|
10001136: 4b19 ldr r3, [pc, #100] @ (1000119c <add_alarm_under_lock+0x88>)
|
|
10001138: 4a19 ldr r2, [pc, #100] @ (100011a0 <add_alarm_under_lock+0x8c>)
|
|
1000113a: 481a ldr r0, [pc, #104] @ (100011a4 <add_alarm_under_lock+0x90>)
|
|
1000113c: 2167 movs r1, #103 @ 0x67
|
|
1000113e: f000 fffd bl 1000213c <__assert_func>
|
|
10001142: 6800 ldr r0, [r0, #0]
|
|
10001144: f7ff febb bl 10000ebe <ph_new_node>
|
|
10001148: 0004 movs r4, r0
|
|
1000114a: 2c00 cmp r4, #0
|
|
1000114c: d102 bne.n 10001154 <add_alarm_under_lock+0x40>
|
|
1000114e: 0020 movs r0, r4
|
|
10001150: b003 add sp, #12
|
|
10001152: bdf0 pop {r4, r5, r6, r7, pc}
|
|
10001154: 0021 movs r1, r4
|
|
10001156: 0038 movs r0, r7
|
|
10001158: f7ff fe2a bl 10000db0 <get_entry>
|
|
1000115c: 9b01 ldr r3, [sp, #4]
|
|
1000115e: 6003 str r3, [r0, #0]
|
|
10001160: 6045 str r5, [r0, #4]
|
|
10001162: 9b08 ldr r3, [sp, #32]
|
|
10001164: 6083 str r3, [r0, #8]
|
|
10001166: 9b09 ldr r3, [sp, #36] @ 0x24
|
|
10001168: 60c3 str r3, [r0, #12]
|
|
1000116a: 6838 ldr r0, [r7, #0]
|
|
1000116c: 0021 movs r1, r4
|
|
1000116e: f7ff ff11 bl 10000f94 <ph_insert_node>
|
|
10001172: 42a0 cmp r0, r4
|
|
10001174: d1eb bne.n 1000114e <add_alarm_under_lock+0x3a>
|
|
10001176: 7d38 ldrb r0, [r7, #20]
|
|
10001178: 9a01 ldr r2, [sp, #4]
|
|
1000117a: 002b movs r3, r5
|
|
1000117c: f000 fb92 bl 100018a4 <hardware_alarm_set_target>
|
|
10001180: 1e05 subs r5, r0, #0
|
|
10001182: d001 beq.n 10001188 <add_alarm_under_lock+0x74>
|
|
10001184: 2e00 cmp r6, #0
|
|
10001186: d004 beq.n 10001192 <add_alarm_under_lock+0x7e>
|
|
10001188: 9b0c ldr r3, [sp, #48] @ 0x30
|
|
1000118a: 2b00 cmp r3, #0
|
|
1000118c: d0df beq.n 1000114e <add_alarm_under_lock+0x3a>
|
|
1000118e: 701d strb r5, [r3, #0]
|
|
10001190: e7dd b.n 1000114e <add_alarm_under_lock+0x3a>
|
|
10001192: 6838 ldr r0, [r7, #0]
|
|
10001194: 0021 movs r1, r4
|
|
10001196: f000 fd3f bl 10001c18 <ph_remove_and_free_node>
|
|
1000119a: e7f5 b.n 10001188 <add_alarm_under_lock+0x74>
|
|
1000119c: 10004ed0 .word 0x10004ed0
|
|
100011a0: 10005078 .word 0x10005078
|
|
100011a4: 10004db0 .word 0x10004db0
|
|
|
|
100011a8 <alarm_pool_alarm_callback>:
|
|
100011a8: b5f0 push {r4, r5, r6, r7, lr}
|
|
100011aa: 46de mov lr, fp
|
|
100011ac: 4657 mov r7, sl
|
|
100011ae: 464e mov r6, r9
|
|
100011b0: 4645 mov r5, r8
|
|
100011b2: b5e0 push {r5, r6, r7, lr}
|
|
100011b4: b08f sub sp, #60 @ 0x3c
|
|
100011b6: 900b str r0, [sp, #44] @ 0x2c
|
|
100011b8: 2100 movs r1, #0
|
|
100011ba: 4b78 ldr r3, [pc, #480] @ (1000139c <alarm_pool_alarm_callback+0x1f4>)
|
|
100011bc: 0082 lsls r2, r0, #2
|
|
100011be: 58d4 ldr r4, [r2, r3]
|
|
100011c0: 4689 mov r9, r1
|
|
100011c2: e082 b.n 100012ca <alarm_pool_alarm_callback+0x122>
|
|
100011c4: 0029 movs r1, r5
|
|
100011c6: 0020 movs r0, r4
|
|
100011c8: f7ff fdf2 bl 10000db0 <get_entry>
|
|
100011cc: 4680 mov r8, r0
|
|
100011ce: 6802 ldr r2, [r0, #0]
|
|
100011d0: 6843 ldr r3, [r0, #4]
|
|
100011d2: 1b92 subs r2, r2, r6
|
|
100011d4: 41bb sbcs r3, r7
|
|
100011d6: 2b00 cmp r3, #0
|
|
100011d8: dd09 ble.n 100011ee <alarm_pool_alarm_callback+0x46>
|
|
100011da: 4643 mov r3, r8
|
|
100011dc: 681a ldr r2, [r3, #0]
|
|
100011de: 685b ldr r3, [r3, #4]
|
|
100011e0: 980b ldr r0, [sp, #44] @ 0x2c
|
|
100011e2: f000 fb5f bl 100018a4 <hardware_alarm_set_target>
|
|
100011e6: 2300 movs r3, #0
|
|
100011e8: 4698 mov r8, r3
|
|
100011ea: 2600 movs r6, #0
|
|
100011ec: e089 b.n 10001302 <alarm_pool_alarm_callback+0x15a>
|
|
100011ee: 2b00 cmp r3, #0
|
|
100011f0: d101 bne.n 100011f6 <alarm_pool_alarm_callback+0x4e>
|
|
100011f2: 2a00 cmp r2, #0
|
|
100011f4: d1f1 bne.n 100011da <alarm_pool_alarm_callback+0x32>
|
|
100011f6: 2100 movs r1, #0
|
|
100011f8: 4658 mov r0, fp
|
|
100011fa: f000 fd03 bl 10001c04 <ph_remove_head>
|
|
100011fe: 0007 movs r7, r0
|
|
10001200: 42a8 cmp r0, r5
|
|
10001202: d115 bne.n 10001230 <alarm_pool_alarm_callback+0x88>
|
|
10001204: 4643 mov r3, r8
|
|
10001206: 681a ldr r2, [r3, #0]
|
|
10001208: 685b ldr r3, [r3, #4]
|
|
1000120a: 9208 str r2, [sp, #32]
|
|
1000120c: 9309 str r3, [sp, #36] @ 0x24
|
|
1000120e: 4643 mov r3, r8
|
|
10001210: 689e ldr r6, [r3, #8]
|
|
10001212: 68db ldr r3, [r3, #12]
|
|
10001214: 4698 mov r8, r3
|
|
10001216: 2e00 cmp r6, #0
|
|
10001218: d010 beq.n 1000123c <alarm_pool_alarm_callback+0x94>
|
|
1000121a: 0029 movs r1, r5
|
|
1000121c: 0020 movs r0, r4
|
|
1000121e: f7ff ff05 bl 1000102c <get_entry_id_high>
|
|
10001222: 7803 ldrb r3, [r0, #0]
|
|
10001224: 4699 mov r9, r3
|
|
10001226: 021b lsls r3, r3, #8
|
|
10001228: 431f orrs r7, r3
|
|
1000122a: 6127 str r7, [r4, #16]
|
|
1000122c: 2000 movs r0, #0
|
|
1000122e: e068 b.n 10001302 <alarm_pool_alarm_callback+0x15a>
|
|
10001230: 4b5b ldr r3, [pc, #364] @ (100013a0 <alarm_pool_alarm_callback+0x1f8>)
|
|
10001232: 4a5c ldr r2, [pc, #368] @ (100013a4 <alarm_pool_alarm_callback+0x1fc>)
|
|
10001234: 485c ldr r0, [pc, #368] @ (100013a8 <alarm_pool_alarm_callback+0x200>)
|
|
10001236: 218e movs r1, #142 @ 0x8e
|
|
10001238: f000 ff80 bl 1000213c <__assert_func>
|
|
1000123c: 4b5b ldr r3, [pc, #364] @ (100013ac <alarm_pool_alarm_callback+0x204>)
|
|
1000123e: 4a59 ldr r2, [pc, #356] @ (100013a4 <alarm_pool_alarm_callback+0x1fc>)
|
|
10001240: 4859 ldr r0, [pc, #356] @ (100013a8 <alarm_pool_alarm_callback+0x200>)
|
|
10001242: 2192 movs r1, #146 @ 0x92
|
|
10001244: f000 ff7a bl 1000213c <__assert_func>
|
|
10001248: 6923 ldr r3, [r4, #16]
|
|
1000124a: 2b00 cmp r3, #0
|
|
1000124c: d077 beq.n 1000133e <alarm_pool_alarm_callback+0x196>
|
|
1000124e: 42bb cmp r3, r7
|
|
10001250: d119 bne.n 10001286 <alarm_pool_alarm_callback+0xde>
|
|
10001252: 9806 ldr r0, [sp, #24]
|
|
10001254: 9907 ldr r1, [sp, #28]
|
|
10001256: 2300 movs r3, #0
|
|
10001258: 4242 negs r2, r0
|
|
1000125a: 418b sbcs r3, r1
|
|
1000125c: 9200 str r2, [sp, #0]
|
|
1000125e: 9301 str r3, [sp, #4]
|
|
10001260: 9a08 ldr r2, [sp, #32]
|
|
10001262: 9b09 ldr r3, [sp, #36] @ 0x24
|
|
10001264: a80c add r0, sp, #48 @ 0x30
|
|
10001266: f7ff fde9 bl 10000e3c <delayed_by_us>
|
|
1000126a: 9a0c ldr r2, [sp, #48] @ 0x30
|
|
1000126c: 9b0d ldr r3, [sp, #52] @ 0x34
|
|
1000126e: 2100 movs r1, #0
|
|
10001270: 9104 str r1, [sp, #16]
|
|
10001272: 3101 adds r1, #1
|
|
10001274: 9103 str r1, [sp, #12]
|
|
10001276: 9502 str r5, [sp, #8]
|
|
10001278: 4641 mov r1, r8
|
|
1000127a: 9101 str r1, [sp, #4]
|
|
1000127c: 9600 str r6, [sp, #0]
|
|
1000127e: 0020 movs r0, r4
|
|
10001280: f7ff ff48 bl 10001114 <add_alarm_under_lock>
|
|
10001284: e016 b.n 100012b4 <alarm_pool_alarm_callback+0x10c>
|
|
10001286: 4b4a ldr r3, [pc, #296] @ (100013b0 <alarm_pool_alarm_callback+0x208>)
|
|
10001288: 4a46 ldr r2, [pc, #280] @ (100013a4 <alarm_pool_alarm_callback+0x1fc>)
|
|
1000128a: 4847 ldr r0, [pc, #284] @ (100013a8 <alarm_pool_alarm_callback+0x200>)
|
|
1000128c: 21a1 movs r1, #161 @ 0xa1
|
|
1000128e: f000 ff55 bl 1000213c <__assert_func>
|
|
10001292: 9a06 ldr r2, [sp, #24]
|
|
10001294: 9b07 ldr r3, [sp, #28]
|
|
10001296: 2b00 cmp r3, #0
|
|
10001298: d101 bne.n 1000129e <alarm_pool_alarm_callback+0xf6>
|
|
1000129a: 2a00 cmp r2, #0
|
|
1000129c: d152 bne.n 10001344 <alarm_pool_alarm_callback+0x19c>
|
|
1000129e: 6820 ldr r0, [r4, #0]
|
|
100012a0: 0029 movs r1, r5
|
|
100012a2: f7ff fe95 bl 10000fd0 <ph_free_node>
|
|
100012a6: 0029 movs r1, r5
|
|
100012a8: 0020 movs r0, r4
|
|
100012aa: f7ff febf bl 1000102c <get_entry_id_high>
|
|
100012ae: 7803 ldrb r3, [r0, #0]
|
|
100012b0: 3301 adds r3, #1
|
|
100012b2: 7003 strb r3, [r0, #0]
|
|
100012b4: 2300 movs r3, #0
|
|
100012b6: 6123 str r3, [r4, #16]
|
|
100012b8: 6862 ldr r2, [r4, #4]
|
|
100012ba: f3bf 8f5f dmb sy
|
|
100012be: 6013 str r3, [r2, #0]
|
|
100012c0: f38a 8810 msr PRIMASK, sl
|
|
100012c4: 2001 movs r0, #1
|
|
100012c6: 2800 cmp r0, #0
|
|
100012c8: d061 beq.n 1000138e <alarm_pool_alarm_callback+0x1e6>
|
|
100012ca: a80c add r0, sp, #48 @ 0x30
|
|
100012cc: f7ff fefe bl 100010cc <get_absolute_time>
|
|
100012d0: 9e0c ldr r6, [sp, #48] @ 0x30
|
|
100012d2: 9f0d ldr r7, [sp, #52] @ 0x34
|
|
100012d4: 2200 movs r2, #0
|
|
100012d6: 2300 movs r3, #0
|
|
100012d8: 9208 str r2, [sp, #32]
|
|
100012da: 9309 str r3, [sp, #36] @ 0x24
|
|
100012dc: 6862 ldr r2, [r4, #4]
|
|
100012de: f3ef 8a10 mrs sl, PRIMASK
|
|
100012e2: b672 cpsid i
|
|
100012e4: 6813 ldr r3, [r2, #0]
|
|
100012e6: 2b00 cmp r3, #0
|
|
100012e8: d0fc beq.n 100012e4 <alarm_pool_alarm_callback+0x13c>
|
|
100012ea: f3bf 8f5f dmb sy
|
|
100012ee: 6823 ldr r3, [r4, #0]
|
|
100012f0: 469b mov fp, r3
|
|
100012f2: 7b5d ldrb r5, [r3, #13]
|
|
100012f4: 2d00 cmp r5, #0
|
|
100012f6: d000 beq.n 100012fa <alarm_pool_alarm_callback+0x152>
|
|
100012f8: e764 b.n 100011c4 <alarm_pool_alarm_callback+0x1c>
|
|
100012fa: 2300 movs r3, #0
|
|
100012fc: 4698 mov r8, r3
|
|
100012fe: 2600 movs r6, #0
|
|
10001300: 2000 movs r0, #0
|
|
10001302: 6863 ldr r3, [r4, #4]
|
|
10001304: f3bf 8f5f dmb sy
|
|
10001308: 2200 movs r2, #0
|
|
1000130a: 601a str r2, [r3, #0]
|
|
1000130c: f38a 8810 msr PRIMASK, sl
|
|
10001310: 2e00 cmp r6, #0
|
|
10001312: d0d8 beq.n 100012c6 <alarm_pool_alarm_callback+0x11e>
|
|
10001314: 464b mov r3, r9
|
|
10001316: 021f lsls r7, r3, #8
|
|
10001318: 432f orrs r7, r5
|
|
1000131a: 4641 mov r1, r8
|
|
1000131c: 0038 movs r0, r7
|
|
1000131e: 47b0 blx r6
|
|
10001320: 9006 str r0, [sp, #24]
|
|
10001322: 9107 str r1, [sp, #28]
|
|
10001324: 6862 ldr r2, [r4, #4]
|
|
10001326: f3ef 8a10 mrs sl, PRIMASK
|
|
1000132a: b672 cpsid i
|
|
1000132c: 6813 ldr r3, [r2, #0]
|
|
1000132e: 2b00 cmp r3, #0
|
|
10001330: d0fc beq.n 1000132c <alarm_pool_alarm_callback+0x184>
|
|
10001332: f3bf 8f5f dmb sy
|
|
10001336: 9b07 ldr r3, [sp, #28]
|
|
10001338: 2b00 cmp r3, #0
|
|
1000133a: da00 bge.n 1000133e <alarm_pool_alarm_callback+0x196>
|
|
1000133c: e784 b.n 10001248 <alarm_pool_alarm_callback+0xa0>
|
|
1000133e: 9b07 ldr r3, [sp, #28]
|
|
10001340: 2b00 cmp r3, #0
|
|
10001342: dda6 ble.n 10001292 <alarm_pool_alarm_callback+0xea>
|
|
10001344: 6923 ldr r3, [r4, #16]
|
|
10001346: 2b00 cmp r3, #0
|
|
10001348: d0a9 beq.n 1000129e <alarm_pool_alarm_callback+0xf6>
|
|
1000134a: 42bb cmp r3, r7
|
|
1000134c: d119 bne.n 10001382 <alarm_pool_alarm_callback+0x1da>
|
|
1000134e: a80c add r0, sp, #48 @ 0x30
|
|
10001350: f7ff febc bl 100010cc <get_absolute_time>
|
|
10001354: 9a0c ldr r2, [sp, #48] @ 0x30
|
|
10001356: 9b0d ldr r3, [sp, #52] @ 0x34
|
|
10001358: 9806 ldr r0, [sp, #24]
|
|
1000135a: 9907 ldr r1, [sp, #28]
|
|
1000135c: 9000 str r0, [sp, #0]
|
|
1000135e: 9101 str r1, [sp, #4]
|
|
10001360: a80c add r0, sp, #48 @ 0x30
|
|
10001362: f7ff fd6b bl 10000e3c <delayed_by_us>
|
|
10001366: 9a0c ldr r2, [sp, #48] @ 0x30
|
|
10001368: 9b0d ldr r3, [sp, #52] @ 0x34
|
|
1000136a: 2100 movs r1, #0
|
|
1000136c: 9104 str r1, [sp, #16]
|
|
1000136e: 3101 adds r1, #1
|
|
10001370: 9103 str r1, [sp, #12]
|
|
10001372: 9502 str r5, [sp, #8]
|
|
10001374: 4641 mov r1, r8
|
|
10001376: 9101 str r1, [sp, #4]
|
|
10001378: 9600 str r6, [sp, #0]
|
|
1000137a: 0020 movs r0, r4
|
|
1000137c: f7ff feca bl 10001114 <add_alarm_under_lock>
|
|
10001380: e798 b.n 100012b4 <alarm_pool_alarm_callback+0x10c>
|
|
10001382: 4b0b ldr r3, [pc, #44] @ (100013b0 <alarm_pool_alarm_callback+0x208>)
|
|
10001384: 4a07 ldr r2, [pc, #28] @ (100013a4 <alarm_pool_alarm_callback+0x1fc>)
|
|
10001386: 4808 ldr r0, [pc, #32] @ (100013a8 <alarm_pool_alarm_callback+0x200>)
|
|
10001388: 21a4 movs r1, #164 @ 0xa4
|
|
1000138a: f000 fed7 bl 1000213c <__assert_func>
|
|
1000138e: b00f add sp, #60 @ 0x3c
|
|
10001390: bcf0 pop {r4, r5, r6, r7}
|
|
10001392: 46bb mov fp, r7
|
|
10001394: 46b2 mov sl, r6
|
|
10001396: 46a9 mov r9, r5
|
|
10001398: 46a0 mov r8, r4
|
|
1000139a: bdf0 pop {r4, r5, r6, r7, pc}
|
|
1000139c: 2000052c .word 0x2000052c
|
|
100013a0: 10004ef8 .word 0x10004ef8
|
|
100013a4: 100050a8 .word 0x100050a8
|
|
100013a8: 10004db0 .word 0x10004db0
|
|
100013ac: 10004f10 .word 0x10004f10
|
|
100013b0: 10004f1c .word 0x10004f1c
|
|
|
|
100013b4 <alarm_pool_init_default>:
|
|
100013b4: b510 push {r4, lr}
|
|
100013b6: 4b0c ldr r3, [pc, #48] @ (100013e8 <alarm_pool_init_default+0x34>)
|
|
100013b8: 685b ldr r3, [r3, #4]
|
|
100013ba: 2b00 cmp r3, #0
|
|
100013bc: d004 beq.n 100013c8 <alarm_pool_init_default+0x14>
|
|
100013be: 480b ldr r0, [pc, #44] @ (100013ec <alarm_pool_init_default+0x38>)
|
|
100013c0: 210a movs r1, #10
|
|
100013c2: f7ff fcbd bl 10000d40 <lock_init>
|
|
100013c6: bd10 pop {r4, pc}
|
|
100013c8: 4c07 ldr r4, [pc, #28] @ (100013e8 <alarm_pool_init_default+0x34>)
|
|
100013ca: 4a09 ldr r2, [pc, #36] @ (100013f0 <alarm_pool_init_default+0x3c>)
|
|
100013cc: 6820 ldr r0, [r4, #0]
|
|
100013ce: 0023 movs r3, r4
|
|
100013d0: 2110 movs r1, #16
|
|
100013d2: f000 fb82 bl 10001ada <ph_post_alloc_init>
|
|
100013d6: 2003 movs r0, #3
|
|
100013d8: f000 f9f0 bl 100017bc <hardware_alarm_claim>
|
|
100013dc: 2103 movs r1, #3
|
|
100013de: 0020 movs r0, r4
|
|
100013e0: f7ff fe3c bl 1000105c <alarm_pool_post_alloc_init>
|
|
100013e4: e7eb b.n 100013be <alarm_pool_init_default+0xa>
|
|
100013e6: 46c0 nop @ (mov r8, r8)
|
|
100013e8: 200002fc .word 0x200002fc
|
|
100013ec: 20000740 .word 0x20000740
|
|
100013f0: 10000de9 .word 0x10000de9
|
|
|
|
100013f4 <alarm_pool_get_default>:
|
|
100013f4: b510 push {r4, lr}
|
|
100013f6: 4b06 ldr r3, [pc, #24] @ (10001410 <alarm_pool_get_default+0x1c>)
|
|
100013f8: 685b ldr r3, [r3, #4]
|
|
100013fa: 2b00 cmp r3, #0
|
|
100013fc: d001 beq.n 10001402 <alarm_pool_get_default+0xe>
|
|
100013fe: 4804 ldr r0, [pc, #16] @ (10001410 <alarm_pool_get_default+0x1c>)
|
|
10001400: bd10 pop {r4, pc}
|
|
10001402: 4b04 ldr r3, [pc, #16] @ (10001414 <alarm_pool_get_default+0x20>)
|
|
10001404: 4a04 ldr r2, [pc, #16] @ (10001418 <alarm_pool_get_default+0x24>)
|
|
10001406: 4805 ldr r0, [pc, #20] @ (1000141c <alarm_pool_get_default+0x28>)
|
|
10001408: 215e movs r1, #94 @ 0x5e
|
|
1000140a: f000 fe97 bl 1000213c <__assert_func>
|
|
1000140e: 46c0 nop @ (mov r8, r8)
|
|
10001410: 200002fc .word 0x200002fc
|
|
10001414: 10004f58 .word 0x10004f58
|
|
10001418: 1000500c .word 0x1000500c
|
|
1000141c: 10004db0 .word 0x10004db0
|
|
|
|
10001420 <alarm_pool_add_alarm_at>:
|
|
10001420: b5f0 push {r4, r5, r6, r7, lr}
|
|
10001422: 46de mov lr, fp
|
|
10001424: 4657 mov r7, sl
|
|
10001426: 464e mov r6, r9
|
|
10001428: 4645 mov r5, r8
|
|
1000142a: b5e0 push {r5, r6, r7, lr}
|
|
1000142c: b08d sub sp, #52 @ 0x34
|
|
1000142e: 0006 movs r6, r0
|
|
10001430: 4690 mov r8, r2
|
|
10001432: 001f movs r7, r3
|
|
10001434: 9b16 ldr r3, [sp, #88] @ 0x58
|
|
10001436: 469a mov sl, r3
|
|
10001438: 9b17 ldr r3, [sp, #92] @ 0x5c
|
|
1000143a: 4699 mov r9, r3
|
|
1000143c: ab18 add r3, sp, #96 @ 0x60
|
|
1000143e: 781b ldrb r3, [r3, #0]
|
|
10001440: 9307 str r3, [sp, #28]
|
|
10001442: 2327 movs r3, #39 @ 0x27
|
|
10001444: aa02 add r2, sp, #8
|
|
10001446: 4694 mov ip, r2
|
|
10001448: 4463 add r3, ip
|
|
1000144a: 2200 movs r2, #0
|
|
1000144c: 701a strb r2, [r3, #0]
|
|
1000144e: e021 b.n 10001494 <alarm_pool_add_alarm_at+0x74>
|
|
10001450: 0001 movs r1, r0
|
|
10001452: 0030 movs r0, r6
|
|
10001454: f7ff fdea bl 1000102c <get_entry_id_high>
|
|
10001458: 7800 ldrb r0, [r0, #0]
|
|
1000145a: e03c b.n 100014d6 <alarm_pool_add_alarm_at+0xb6>
|
|
1000145c: 9806 ldr r0, [sp, #24]
|
|
1000145e: 2b00 cmp r3, #0
|
|
10001460: d05c beq.n 1000151c <alarm_pool_add_alarm_at+0xfc>
|
|
10001462: 9b07 ldr r3, [sp, #28]
|
|
10001464: 2b00 cmp r3, #0
|
|
10001466: d059 beq.n 1000151c <alarm_pool_add_alarm_at+0xfc>
|
|
10001468: 4649 mov r1, r9
|
|
1000146a: 47d0 blx sl
|
|
1000146c: 0004 movs r4, r0
|
|
1000146e: 000d movs r5, r1
|
|
10001470: 0003 movs r3, r0
|
|
10001472: 430b orrs r3, r1
|
|
10001474: d059 beq.n 1000152a <alarm_pool_add_alarm_at+0x10a>
|
|
10001476: 2900 cmp r1, #0
|
|
10001478: db40 blt.n 100014fc <alarm_pool_add_alarm_at+0xdc>
|
|
1000147a: a808 add r0, sp, #32
|
|
1000147c: f7ff fe26 bl 100010cc <get_absolute_time>
|
|
10001480: 9a08 ldr r2, [sp, #32]
|
|
10001482: 9b09 ldr r3, [sp, #36] @ 0x24
|
|
10001484: 9400 str r4, [sp, #0]
|
|
10001486: 9501 str r5, [sp, #4]
|
|
10001488: a808 add r0, sp, #32
|
|
1000148a: f7ff fcd7 bl 10000e3c <delayed_by_us>
|
|
1000148e: 9b08 ldr r3, [sp, #32]
|
|
10001490: 4698 mov r8, r3
|
|
10001492: 9f09 ldr r7, [sp, #36] @ 0x24
|
|
10001494: 6872 ldr r2, [r6, #4]
|
|
10001496: f3ef 8b10 mrs fp, PRIMASK
|
|
1000149a: b672 cpsid i
|
|
1000149c: 6813 ldr r3, [r2, #0]
|
|
1000149e: 4259 negs r1, r3
|
|
100014a0: 414b adcs r3, r1
|
|
100014a2: b2d9 uxtb r1, r3
|
|
100014a4: 9106 str r1, [sp, #24]
|
|
100014a6: 2b00 cmp r3, #0
|
|
100014a8: d1f8 bne.n 1000149c <alarm_pool_add_alarm_at+0x7c>
|
|
100014aa: f3bf 8f5f dmb sy
|
|
100014ae: 3327 adds r3, #39 @ 0x27
|
|
100014b0: aa02 add r2, sp, #8
|
|
100014b2: 4694 mov ip, r2
|
|
100014b4: 4463 add r3, ip
|
|
100014b6: 9304 str r3, [sp, #16]
|
|
100014b8: 2300 movs r3, #0
|
|
100014ba: 9303 str r3, [sp, #12]
|
|
100014bc: 9302 str r3, [sp, #8]
|
|
100014be: 464b mov r3, r9
|
|
100014c0: 9301 str r3, [sp, #4]
|
|
100014c2: 4653 mov r3, sl
|
|
100014c4: 9300 str r3, [sp, #0]
|
|
100014c6: 4642 mov r2, r8
|
|
100014c8: 003b movs r3, r7
|
|
100014ca: 0030 movs r0, r6
|
|
100014cc: f7ff fe22 bl 10001114 <add_alarm_under_lock>
|
|
100014d0: 0004 movs r4, r0
|
|
100014d2: 1e05 subs r5, r0, #0
|
|
100014d4: d1bc bne.n 10001450 <alarm_pool_add_alarm_at+0x30>
|
|
100014d6: 6873 ldr r3, [r6, #4]
|
|
100014d8: f3bf 8f5f dmb sy
|
|
100014dc: 2100 movs r1, #0
|
|
100014de: 6019 str r1, [r3, #0]
|
|
100014e0: f38b 8810 msr PRIMASK, fp
|
|
100014e4: 2d00 cmp r5, #0
|
|
100014e6: d017 beq.n 10001518 <alarm_pool_add_alarm_at+0xf8>
|
|
100014e8: 2327 movs r3, #39 @ 0x27
|
|
100014ea: aa02 add r2, sp, #8
|
|
100014ec: 4694 mov ip, r2
|
|
100014ee: 4463 add r3, ip
|
|
100014f0: 781b ldrb r3, [r3, #0]
|
|
100014f2: 2b00 cmp r3, #0
|
|
100014f4: d1b2 bne.n 1000145c <alarm_pool_add_alarm_at+0x3c>
|
|
100014f6: 0200 lsls r0, r0, #8
|
|
100014f8: 4320 orrs r0, r4
|
|
100014fa: e7b0 b.n 1000145e <alarm_pool_add_alarm_at+0x3e>
|
|
100014fc: 2300 movs r3, #0
|
|
100014fe: 4262 negs r2, r4
|
|
10001500: 41ab sbcs r3, r5
|
|
10001502: 9200 str r2, [sp, #0]
|
|
10001504: 9301 str r3, [sp, #4]
|
|
10001506: 4642 mov r2, r8
|
|
10001508: 003b movs r3, r7
|
|
1000150a: a808 add r0, sp, #32
|
|
1000150c: f7ff fc96 bl 10000e3c <delayed_by_us>
|
|
10001510: 9b08 ldr r3, [sp, #32]
|
|
10001512: 4698 mov r8, r3
|
|
10001514: 9f09 ldr r7, [sp, #36] @ 0x24
|
|
10001516: e7bd b.n 10001494 <alarm_pool_add_alarm_at+0x74>
|
|
10001518: 2001 movs r0, #1
|
|
1000151a: 4240 negs r0, r0
|
|
1000151c: b00d add sp, #52 @ 0x34
|
|
1000151e: bcf0 pop {r4, r5, r6, r7}
|
|
10001520: 46bb mov fp, r7
|
|
10001522: 46b2 mov sl, r6
|
|
10001524: 46a9 mov r9, r5
|
|
10001526: 46a0 mov r8, r4
|
|
10001528: bdf0 pop {r4, r5, r6, r7, pc}
|
|
1000152a: 9806 ldr r0, [sp, #24]
|
|
1000152c: e7f6 b.n 1000151c <alarm_pool_add_alarm_at+0xfc>
|
|
|
|
1000152e <add_alarm_at>:
|
|
1000152e: b5f0 push {r4, r5, r6, r7, lr}
|
|
10001530: 46c6 mov lr, r8
|
|
10001532: b500 push {lr}
|
|
10001534: b084 sub sp, #16
|
|
10001536: 0005 movs r5, r0
|
|
10001538: 4688 mov r8, r1
|
|
1000153a: 0016 movs r6, r2
|
|
1000153c: 001f movs r7, r3
|
|
1000153e: ab0a add r3, sp, #40 @ 0x28
|
|
10001540: 781c ldrb r4, [r3, #0]
|
|
10001542: f7ff ff57 bl 100013f4 <alarm_pool_get_default>
|
|
10001546: 9402 str r4, [sp, #8]
|
|
10001548: 9701 str r7, [sp, #4]
|
|
1000154a: 9600 str r6, [sp, #0]
|
|
1000154c: 002a movs r2, r5
|
|
1000154e: 4643 mov r3, r8
|
|
10001550: f7ff ff66 bl 10001420 <alarm_pool_add_alarm_at>
|
|
10001554: b004 add sp, #16
|
|
10001556: bc80 pop {r7}
|
|
10001558: 46b8 mov r8, r7
|
|
1000155a: bdf0 pop {r4, r5, r6, r7, pc}
|
|
|
|
1000155c <alarm_pool_cancel_alarm>:
|
|
1000155c: b5f0 push {r4, r5, r6, r7, lr}
|
|
1000155e: 46c6 mov lr, r8
|
|
10001560: b500 push {lr}
|
|
10001562: 0004 movs r4, r0
|
|
10001564: 000d movs r5, r1
|
|
10001566: 6842 ldr r2, [r0, #4]
|
|
10001568: f3ef 8710 mrs r7, PRIMASK
|
|
1000156c: b672 cpsid i
|
|
1000156e: 6813 ldr r3, [r2, #0]
|
|
10001570: 2b00 cmp r3, #0
|
|
10001572: d0fc beq.n 1000156e <alarm_pool_cancel_alarm+0x12>
|
|
10001574: f3bf 8f5f dmb sy
|
|
10001578: b2ee uxtb r6, r5
|
|
1000157a: 6823 ldr r3, [r4, #0]
|
|
1000157c: 4698 mov r8, r3
|
|
1000157e: 0031 movs r1, r6
|
|
10001580: 0018 movs r0, r3
|
|
10001582: f7ff fc8d bl 10000ea0 <ph_contains_node>
|
|
10001586: 2800 cmp r0, #0
|
|
10001588: d02a beq.n 100015e0 <alarm_pool_cancel_alarm+0x84>
|
|
1000158a: 6923 ldr r3, [r4, #16]
|
|
1000158c: 42ab cmp r3, r5
|
|
1000158e: d013 beq.n 100015b8 <alarm_pool_cancel_alarm+0x5c>
|
|
10001590: 0a2d lsrs r5, r5, #8
|
|
10001592: b2ed uxtb r5, r5
|
|
10001594: 0031 movs r1, r6
|
|
10001596: 0020 movs r0, r4
|
|
10001598: f7ff fd48 bl 1000102c <get_entry_id_high>
|
|
1000159c: 7803 ldrb r3, [r0, #0]
|
|
1000159e: 42ab cmp r3, r5
|
|
100015a0: d011 beq.n 100015c6 <alarm_pool_cancel_alarm+0x6a>
|
|
100015a2: 2000 movs r0, #0
|
|
100015a4: 6863 ldr r3, [r4, #4]
|
|
100015a6: f3bf 8f5f dmb sy
|
|
100015aa: 2200 movs r2, #0
|
|
100015ac: 601a str r2, [r3, #0]
|
|
100015ae: f387 8810 msr PRIMASK, r7
|
|
100015b2: bc80 pop {r7}
|
|
100015b4: 46b8 mov r8, r7
|
|
100015b6: bdf0 pop {r4, r5, r6, r7, pc}
|
|
100015b8: 4b0c ldr r3, [pc, #48] @ (100015ec <alarm_pool_cancel_alarm+0x90>)
|
|
100015ba: 4a0d ldr r2, [pc, #52] @ (100015f0 <alarm_pool_cancel_alarm+0x94>)
|
|
100015bc: 2195 movs r1, #149 @ 0x95
|
|
100015be: 480d ldr r0, [pc, #52] @ (100015f4 <alarm_pool_cancel_alarm+0x98>)
|
|
100015c0: 0049 lsls r1, r1, #1
|
|
100015c2: f000 fdbb bl 1000213c <__assert_func>
|
|
100015c6: 0031 movs r1, r6
|
|
100015c8: 4640 mov r0, r8
|
|
100015ca: f000 fb25 bl 10001c18 <ph_remove_and_free_node>
|
|
100015ce: 2800 cmp r0, #0
|
|
100015d0: d1e8 bne.n 100015a4 <alarm_pool_cancel_alarm+0x48>
|
|
100015d2: 4b09 ldr r3, [pc, #36] @ (100015f8 <alarm_pool_cancel_alarm+0x9c>)
|
|
100015d4: 4a06 ldr r2, [pc, #24] @ (100015f0 <alarm_pool_cancel_alarm+0x94>)
|
|
100015d6: 2132 movs r1, #50 @ 0x32
|
|
100015d8: 4806 ldr r0, [pc, #24] @ (100015f4 <alarm_pool_cancel_alarm+0x98>)
|
|
100015da: 31ff adds r1, #255 @ 0xff
|
|
100015dc: f000 fdae bl 1000213c <__assert_func>
|
|
100015e0: 6923 ldr r3, [r4, #16]
|
|
100015e2: 42ab cmp r3, r5
|
|
100015e4: d1de bne.n 100015a4 <alarm_pool_cancel_alarm+0x48>
|
|
100015e6: 2300 movs r3, #0
|
|
100015e8: 6123 str r3, [r4, #16]
|
|
100015ea: e7db b.n 100015a4 <alarm_pool_cancel_alarm+0x48>
|
|
100015ec: 10004f7c .word 0x10004f7c
|
|
100015f0: 10004ff4 .word 0x10004ff4
|
|
100015f4: 10004db0 .word 0x10004db0
|
|
100015f8: 10004fa0 .word 0x10004fa0
|
|
|
|
100015fc <cancel_alarm>:
|
|
100015fc: b510 push {r4, lr}
|
|
100015fe: 0004 movs r4, r0
|
|
10001600: f7ff fef8 bl 100013f4 <alarm_pool_get_default>
|
|
10001604: 0021 movs r1, r4
|
|
10001606: f7ff ffa9 bl 1000155c <alarm_pool_cancel_alarm>
|
|
1000160a: bd10 pop {r4, pc}
|
|
|
|
1000160c <sleep_until>:
|
|
1000160c: b530 push {r4, r5, lr}
|
|
1000160e: b087 sub sp, #28
|
|
10001610: 0004 movs r4, r0
|
|
10001612: 000d movs r5, r1
|
|
10001614: f3ef 8305 mrs r3, IPSR
|
|
10001618: 2b00 cmp r3, #0
|
|
1000161a: d120 bne.n 1000165e <sleep_until+0x52>
|
|
1000161c: 2206 movs r2, #6
|
|
1000161e: 4252 negs r2, r2
|
|
10001620: 17d3 asrs r3, r2, #31
|
|
10001622: 1912 adds r2, r2, r4
|
|
10001624: 416b adcs r3, r5
|
|
10001626: 428b cmp r3, r1
|
|
10001628: d802 bhi.n 10001630 <sleep_until+0x24>
|
|
1000162a: d103 bne.n 10001634 <sleep_until+0x28>
|
|
1000162c: 4282 cmp r2, r0
|
|
1000162e: d901 bls.n 10001634 <sleep_until+0x28>
|
|
10001630: 2200 movs r2, #0
|
|
10001632: 2300 movs r3, #0
|
|
10001634: a804 add r0, sp, #16
|
|
10001636: f7ff fbef bl 10000e18 <update_us_since_boot>
|
|
1000163a: a802 add r0, sp, #8
|
|
1000163c: f7ff fd46 bl 100010cc <get_absolute_time>
|
|
10001640: 9802 ldr r0, [sp, #8]
|
|
10001642: 9903 ldr r1, [sp, #12]
|
|
10001644: 9a04 ldr r2, [sp, #16]
|
|
10001646: 9b05 ldr r3, [sp, #20]
|
|
10001648: 1a12 subs r2, r2, r0
|
|
1000164a: 418b sbcs r3, r1
|
|
1000164c: 2b00 cmp r3, #0
|
|
1000164e: dc0b bgt.n 10001668 <sleep_until+0x5c>
|
|
10001650: d008 beq.n 10001664 <sleep_until+0x58>
|
|
10001652: 0020 movs r0, r4
|
|
10001654: 0029 movs r1, r5
|
|
10001656: f000 f8c9 bl 100017ec <busy_wait_until>
|
|
1000165a: b007 add sp, #28
|
|
1000165c: bd30 pop {r4, r5, pc}
|
|
1000165e: 4814 ldr r0, [pc, #80] @ (100016b0 <sleep_until+0xa4>)
|
|
10001660: f000 fe04 bl 1000226c <panic>
|
|
10001664: 2a00 cmp r2, #0
|
|
10001666: d0f4 beq.n 10001652 <sleep_until+0x46>
|
|
10001668: 4a12 ldr r2, [pc, #72] @ (100016b4 <sleep_until+0xa8>)
|
|
1000166a: 9804 ldr r0, [sp, #16]
|
|
1000166c: 9905 ldr r1, [sp, #20]
|
|
1000166e: 2300 movs r3, #0
|
|
10001670: 9300 str r3, [sp, #0]
|
|
10001672: f7ff ff5c bl 1000152e <add_alarm_at>
|
|
10001676: 2800 cmp r0, #0
|
|
10001678: da13 bge.n 100016a2 <sleep_until+0x96>
|
|
1000167a: e7ea b.n 10001652 <sleep_until+0x46>
|
|
1000167c: 4b0e ldr r3, [pc, #56] @ (100016b8 <sleep_until+0xac>)
|
|
1000167e: 681a ldr r2, [r3, #0]
|
|
10001680: f3ef 8110 mrs r1, PRIMASK
|
|
10001684: b672 cpsid i
|
|
10001686: 6813 ldr r3, [r2, #0]
|
|
10001688: 2b00 cmp r3, #0
|
|
1000168a: d0fc beq.n 10001686 <sleep_until+0x7a>
|
|
1000168c: f3bf 8f5f dmb sy
|
|
10001690: 4b09 ldr r3, [pc, #36] @ (100016b8 <sleep_until+0xac>)
|
|
10001692: 681b ldr r3, [r3, #0]
|
|
10001694: f3bf 8f5f dmb sy
|
|
10001698: 2200 movs r2, #0
|
|
1000169a: 601a str r2, [r3, #0]
|
|
1000169c: f381 8810 msr PRIMASK, r1
|
|
100016a0: bf20 wfe
|
|
100016a2: 9804 ldr r0, [sp, #16]
|
|
100016a4: 9905 ldr r1, [sp, #20]
|
|
100016a6: f7ff fb6f bl 10000d88 <time_reached>
|
|
100016aa: 2800 cmp r0, #0
|
|
100016ac: d0e6 beq.n 1000167c <sleep_until+0x70>
|
|
100016ae: e7d0 b.n 10001652 <sleep_until+0x46>
|
|
100016b0: 10004fa4 .word 0x10004fa4
|
|
100016b4: 1000109d .word 0x1000109d
|
|
100016b8: 20000740 .word 0x20000740
|
|
|
|
100016bc <sleep_us>:
|
|
100016bc: b500 push {lr}
|
|
100016be: b083 sub sp, #12
|
|
100016c0: 0002 movs r2, r0
|
|
100016c2: 000b movs r3, r1
|
|
100016c4: 4668 mov r0, sp
|
|
100016c6: f7ff fd12 bl 100010ee <make_timeout_time_us>
|
|
100016ca: 9800 ldr r0, [sp, #0]
|
|
100016cc: 9901 ldr r1, [sp, #4]
|
|
100016ce: f7ff ff9d bl 1000160c <sleep_until>
|
|
100016d2: b003 add sp, #12
|
|
100016d4: bd00 pop {pc}
|
|
|
|
100016d6 <sleep_ms>:
|
|
100016d6: b510 push {r4, lr}
|
|
100016d8: 22fa movs r2, #250 @ 0xfa
|
|
100016da: 0092 lsls r2, r2, #2
|
|
100016dc: 2300 movs r3, #0
|
|
100016de: 2100 movs r1, #0
|
|
100016e0: f002 fd52 bl 10004188 <__wrap___aeabi_lmul>
|
|
100016e4: f7ff ffea bl 100016bc <sleep_us>
|
|
100016e8: bd10 pop {r4, pc}
|
|
...
|
|
|
|
100016ec <best_effort_wfe_or_timeout>:
|
|
100016ec: b530 push {r4, r5, lr}
|
|
100016ee: b083 sub sp, #12
|
|
100016f0: 0005 movs r5, r0
|
|
100016f2: 000c movs r4, r1
|
|
100016f4: f3ef 8305 mrs r3, IPSR
|
|
100016f8: 2b00 cmp r3, #0
|
|
100016fa: d10f bne.n 1000171c <best_effort_wfe_or_timeout+0x30>
|
|
100016fc: 4a0b ldr r2, [pc, #44] @ (1000172c <best_effort_wfe_or_timeout+0x40>)
|
|
100016fe: 2300 movs r3, #0
|
|
10001700: 9300 str r3, [sp, #0]
|
|
10001702: f7ff ff14 bl 1000152e <add_alarm_at>
|
|
10001706: 2800 cmp r0, #0
|
|
10001708: dd0b ble.n 10001722 <best_effort_wfe_or_timeout+0x36>
|
|
1000170a: bf20 wfe
|
|
1000170c: f7ff ff76 bl 100015fc <cancel_alarm>
|
|
10001710: 0028 movs r0, r5
|
|
10001712: 0021 movs r1, r4
|
|
10001714: f7ff fb38 bl 10000d88 <time_reached>
|
|
10001718: b003 add sp, #12
|
|
1000171a: bd30 pop {r4, r5, pc}
|
|
1000171c: f7ff fb34 bl 10000d88 <time_reached>
|
|
10001720: e7fa b.n 10001718 <best_effort_wfe_or_timeout+0x2c>
|
|
10001722: 0028 movs r0, r5
|
|
10001724: 0021 movs r1, r4
|
|
10001726: f7ff fb2f bl 10000d88 <time_reached>
|
|
1000172a: e7f5 b.n 10001718 <best_effort_wfe_or_timeout+0x2c>
|
|
1000172c: 1000109d .word 0x1000109d
|
|
|
|
10001730 <hardware_alarm_irq_handler>:
|
|
10001730: b570 push {r4, r5, r6, lr}
|
|
10001732: f3ef 8005 mrs r0, IPSR
|
|
10001736: 3810 subs r0, #16
|
|
10001738: f3ef 8c10 mrs ip, PRIMASK
|
|
1000173c: b672 cpsid i
|
|
1000173e: 4b19 ldr r3, [pc, #100] @ (100017a4 <hardware_alarm_irq_handler+0x74>)
|
|
10001740: 681b ldr r3, [r3, #0]
|
|
10001742: 2b00 cmp r3, #0
|
|
10001744: d0fb beq.n 1000173e <hardware_alarm_irq_handler+0xe>
|
|
10001746: f3bf 8f5f dmb sy
|
|
1000174a: 2201 movs r2, #1
|
|
1000174c: 0013 movs r3, r2
|
|
1000174e: 4083 lsls r3, r0
|
|
10001750: 4915 ldr r1, [pc, #84] @ (100017a8 <hardware_alarm_irq_handler+0x78>)
|
|
10001752: 634b str r3, [r1, #52] @ 0x34
|
|
10001754: 4915 ldr r1, [pc, #84] @ (100017ac <hardware_alarm_irq_handler+0x7c>)
|
|
10001756: 600b str r3, [r1, #0]
|
|
10001758: 4915 ldr r1, [pc, #84] @ (100017b0 <hardware_alarm_irq_handler+0x80>)
|
|
1000175a: 7809 ldrb r1, [r1, #0]
|
|
1000175c: 000c movs r4, r1
|
|
1000175e: 40c4 lsrs r4, r0
|
|
10001760: 4222 tst r2, r4
|
|
10001762: d013 beq.n 1000178c <hardware_alarm_irq_handler+0x5c>
|
|
10001764: 4a10 ldr r2, [pc, #64] @ (100017a8 <hardware_alarm_irq_handler+0x78>)
|
|
10001766: 6a54 ldr r4, [r2, #36] @ 0x24
|
|
10001768: 4a12 ldr r2, [pc, #72] @ (100017b4 <hardware_alarm_irq_handler+0x84>)
|
|
1000176a: 0085 lsls r5, r0, #2
|
|
1000176c: 58aa ldr r2, [r5, r2]
|
|
1000176e: 4294 cmp r4, r2
|
|
10001770: d305 bcc.n 1000177e <hardware_alarm_irq_handler+0x4e>
|
|
10001772: 4a11 ldr r2, [pc, #68] @ (100017b8 <hardware_alarm_irq_handler+0x88>)
|
|
10001774: 58aa ldr r2, [r5, r2]
|
|
10001776: 4c0e ldr r4, [pc, #56] @ (100017b0 <hardware_alarm_irq_handler+0x80>)
|
|
10001778: 4399 bics r1, r3
|
|
1000177a: 7021 strb r1, [r4, #0]
|
|
1000177c: e007 b.n 1000178e <hardware_alarm_irq_handler+0x5e>
|
|
1000177e: 4a0a ldr r2, [pc, #40] @ (100017a8 <hardware_alarm_irq_handler+0x78>)
|
|
10001780: 1d03 adds r3, r0, #4
|
|
10001782: 009b lsls r3, r3, #2
|
|
10001784: 5899 ldr r1, [r3, r2]
|
|
10001786: 5099 str r1, [r3, r2]
|
|
10001788: 2200 movs r2, #0
|
|
1000178a: e000 b.n 1000178e <hardware_alarm_irq_handler+0x5e>
|
|
1000178c: 2200 movs r2, #0
|
|
1000178e: f3bf 8f5f dmb sy
|
|
10001792: 4b04 ldr r3, [pc, #16] @ (100017a4 <hardware_alarm_irq_handler+0x74>)
|
|
10001794: 2100 movs r1, #0
|
|
10001796: 6019 str r1, [r3, #0]
|
|
10001798: f38c 8810 msr PRIMASK, ip
|
|
1000179c: 2a00 cmp r2, #0
|
|
1000179e: d000 beq.n 100017a2 <hardware_alarm_irq_handler+0x72>
|
|
100017a0: 4790 blx r2
|
|
100017a2: bd70 pop {r4, r5, r6, pc}
|
|
100017a4: d0000128 .word 0xd0000128
|
|
100017a8: 40054000 .word 0x40054000
|
|
100017ac: 4005703c .word 0x4005703c
|
|
100017b0: 2000077f .word 0x2000077f
|
|
100017b4: 20000744 .word 0x20000744
|
|
100017b8: 200004a4 .word 0x200004a4
|
|
|
|
100017bc <hardware_alarm_claim>:
|
|
100017bc: b510 push {r4, lr}
|
|
100017be: 0001 movs r1, r0
|
|
100017c0: 4a02 ldr r2, [pc, #8] @ (100017cc <hardware_alarm_claim+0x10>)
|
|
100017c2: 4b03 ldr r3, [pc, #12] @ (100017d0 <hardware_alarm_claim+0x14>)
|
|
100017c4: 0018 movs r0, r3
|
|
100017c6: f7ff f873 bl 100008b0 <hw_claim_or_assert>
|
|
100017ca: bd10 pop {r4, pc}
|
|
100017cc: 100050d0 .word 0x100050d0
|
|
100017d0: 2000077c .word 0x2000077c
|
|
|
|
100017d4 <time_us_64>:
|
|
100017d4: 4b04 ldr r3, [pc, #16] @ (100017e8 <time_us_64+0x14>)
|
|
100017d6: 6a5b ldr r3, [r3, #36] @ 0x24
|
|
100017d8: 4a03 ldr r2, [pc, #12] @ (100017e8 <time_us_64+0x14>)
|
|
100017da: 6a90 ldr r0, [r2, #40] @ 0x28
|
|
100017dc: 0019 movs r1, r3
|
|
100017de: 6a53 ldr r3, [r2, #36] @ 0x24
|
|
100017e0: 4299 cmp r1, r3
|
|
100017e2: d1f9 bne.n 100017d8 <time_us_64+0x4>
|
|
100017e4: 4770 bx lr
|
|
100017e6: 46c0 nop @ (mov r8, r8)
|
|
100017e8: 40054000 .word 0x40054000
|
|
|
|
100017ec <busy_wait_until>:
|
|
100017ec: 4b08 ldr r3, [pc, #32] @ (10001810 <busy_wait_until+0x24>)
|
|
100017ee: 6a5b ldr r3, [r3, #36] @ 0x24
|
|
100017f0: e001 b.n 100017f6 <busy_wait_until+0xa>
|
|
100017f2: 4b07 ldr r3, [pc, #28] @ (10001810 <busy_wait_until+0x24>)
|
|
100017f4: 6a5b ldr r3, [r3, #36] @ 0x24
|
|
100017f6: 428b cmp r3, r1
|
|
100017f8: d3fb bcc.n 100017f2 <busy_wait_until+0x6>
|
|
100017fa: e001 b.n 10001800 <busy_wait_until+0x14>
|
|
100017fc: 4b04 ldr r3, [pc, #16] @ (10001810 <busy_wait_until+0x24>)
|
|
100017fe: 6a5b ldr r3, [r3, #36] @ 0x24
|
|
10001800: 428b cmp r3, r1
|
|
10001802: d103 bne.n 1000180c <busy_wait_until+0x20>
|
|
10001804: 4b02 ldr r3, [pc, #8] @ (10001810 <busy_wait_until+0x24>)
|
|
10001806: 6a9b ldr r3, [r3, #40] @ 0x28
|
|
10001808: 4283 cmp r3, r0
|
|
1000180a: d3f7 bcc.n 100017fc <busy_wait_until+0x10>
|
|
1000180c: 4770 bx lr
|
|
1000180e: 46c0 nop @ (mov r8, r8)
|
|
10001810: 40054000 .word 0x40054000
|
|
|
|
10001814 <hardware_alarm_set_callback>:
|
|
10001814: b570 push {r4, r5, r6, lr}
|
|
10001816: 0004 movs r4, r0
|
|
10001818: 000e movs r6, r1
|
|
1000181a: f3ef 8510 mrs r5, PRIMASK
|
|
1000181e: b672 cpsid i
|
|
10001820: 4b1b ldr r3, [pc, #108] @ (10001890 <hardware_alarm_set_callback+0x7c>)
|
|
10001822: 681b ldr r3, [r3, #0]
|
|
10001824: 2b00 cmp r3, #0
|
|
10001826: d0fb beq.n 10001820 <hardware_alarm_set_callback+0xc>
|
|
10001828: f3bf 8f5f dmb sy
|
|
1000182c: 2e00 cmp r6, #0
|
|
1000182e: d01c beq.n 1000186a <hardware_alarm_set_callback+0x56>
|
|
10001830: 0020 movs r0, r4
|
|
10001832: f7ff f909 bl 10000a48 <irq_get_vtable_handler>
|
|
10001836: 4b17 ldr r3, [pc, #92] @ (10001894 <hardware_alarm_set_callback+0x80>)
|
|
10001838: 4283 cmp r3, r0
|
|
1000183a: d00b beq.n 10001854 <hardware_alarm_set_callback+0x40>
|
|
1000183c: 0019 movs r1, r3
|
|
1000183e: 0020 movs r0, r4
|
|
10001840: f7ff f90a bl 10000a58 <irq_set_exclusive_handler>
|
|
10001844: 2101 movs r1, #1
|
|
10001846: 0020 movs r0, r4
|
|
10001848: f7ff f8f6 bl 10000a38 <irq_set_enabled>
|
|
1000184c: 2301 movs r3, #1
|
|
1000184e: 40a3 lsls r3, r4
|
|
10001850: 4a11 ldr r2, [pc, #68] @ (10001898 <hardware_alarm_set_callback+0x84>)
|
|
10001852: 6013 str r3, [r2, #0]
|
|
10001854: 4b11 ldr r3, [pc, #68] @ (1000189c <hardware_alarm_set_callback+0x88>)
|
|
10001856: 00a4 lsls r4, r4, #2
|
|
10001858: 50e6 str r6, [r4, r3]
|
|
1000185a: f3bf 8f5f dmb sy
|
|
1000185e: 4b0c ldr r3, [pc, #48] @ (10001890 <hardware_alarm_set_callback+0x7c>)
|
|
10001860: 2200 movs r2, #0
|
|
10001862: 601a str r2, [r3, #0]
|
|
10001864: f385 8810 msr PRIMASK, r5
|
|
10001868: bd70 pop {r4, r5, r6, pc}
|
|
1000186a: 4b0c ldr r3, [pc, #48] @ (1000189c <hardware_alarm_set_callback+0x88>)
|
|
1000186c: 00a2 lsls r2, r4, #2
|
|
1000186e: 2100 movs r1, #0
|
|
10001870: 50d1 str r1, [r2, r3]
|
|
10001872: 2201 movs r2, #1
|
|
10001874: 40a2 lsls r2, r4
|
|
10001876: 490a ldr r1, [pc, #40] @ (100018a0 <hardware_alarm_set_callback+0x8c>)
|
|
10001878: 780b ldrb r3, [r1, #0]
|
|
1000187a: 4393 bics r3, r2
|
|
1000187c: 700b strb r3, [r1, #0]
|
|
1000187e: 4905 ldr r1, [pc, #20] @ (10001894 <hardware_alarm_set_callback+0x80>)
|
|
10001880: 0020 movs r0, r4
|
|
10001882: f7ff f913 bl 10000aac <irq_remove_handler>
|
|
10001886: 2100 movs r1, #0
|
|
10001888: 0020 movs r0, r4
|
|
1000188a: f7ff f8d5 bl 10000a38 <irq_set_enabled>
|
|
1000188e: e7e4 b.n 1000185a <hardware_alarm_set_callback+0x46>
|
|
10001890: d0000128 .word 0xd0000128
|
|
10001894: 10001731 .word 0x10001731
|
|
10001898: 40056038 .word 0x40056038
|
|
1000189c: 200004a4 .word 0x200004a4
|
|
100018a0: 2000077f .word 0x2000077f
|
|
|
|
100018a4 <hardware_alarm_set_target>:
|
|
100018a4: b5f0 push {r4, r5, r6, r7, lr}
|
|
100018a6: 46de mov lr, fp
|
|
100018a8: b500 push {lr}
|
|
100018aa: b084 sub sp, #16
|
|
100018ac: 0004 movs r4, r0
|
|
100018ae: 0015 movs r5, r2
|
|
100018b0: 9201 str r2, [sp, #4]
|
|
100018b2: 001e movs r6, r3
|
|
100018b4: 9302 str r3, [sp, #8]
|
|
100018b6: f7ff ff8d bl 100017d4 <time_us_64>
|
|
100018ba: 9503 str r5, [sp, #12]
|
|
100018bc: 428e cmp r6, r1
|
|
100018be: d802 bhi.n 100018c6 <hardware_alarm_set_target+0x22>
|
|
100018c0: d14e bne.n 10001960 <hardware_alarm_set_target+0xbc>
|
|
100018c2: 4285 cmp r5, r0
|
|
100018c4: d94c bls.n 10001960 <hardware_alarm_set_target+0xbc>
|
|
100018c6: f3ef 8b10 mrs fp, PRIMASK
|
|
100018ca: b672 cpsid i
|
|
100018cc: 4b27 ldr r3, [pc, #156] @ (1000196c <hardware_alarm_set_target+0xc8>)
|
|
100018ce: 681b ldr r3, [r3, #0]
|
|
100018d0: 2b00 cmp r3, #0
|
|
100018d2: d0fb beq.n 100018cc <hardware_alarm_set_target+0x28>
|
|
100018d4: f3bf 8f5f dmb sy
|
|
100018d8: 4a25 ldr r2, [pc, #148] @ (10001970 <hardware_alarm_set_target+0xcc>)
|
|
100018da: 7817 ldrb r7, [r2, #0]
|
|
100018dc: 2501 movs r5, #1
|
|
100018de: 40a5 lsls r5, r4
|
|
100018e0: b2eb uxtb r3, r5
|
|
100018e2: 433b orrs r3, r7
|
|
100018e4: 7013 strb r3, [r2, #0]
|
|
100018e6: 4b23 ldr r3, [pc, #140] @ (10001974 <hardware_alarm_set_target+0xd0>)
|
|
100018e8: 635d str r5, [r3, #52] @ 0x34
|
|
100018ea: 1d22 adds r2, r4, #4
|
|
100018ec: 0092 lsls r2, r2, #2
|
|
100018ee: 9901 ldr r1, [sp, #4]
|
|
100018f0: 50d1 str r1, [r2, r3]
|
|
100018f2: 4a21 ldr r2, [pc, #132] @ (10001978 <hardware_alarm_set_target+0xd4>)
|
|
100018f4: 00a1 lsls r1, r4, #2
|
|
100018f6: 9802 ldr r0, [sp, #8]
|
|
100018f8: 5088 str r0, [r1, r2]
|
|
100018fa: 6a1b ldr r3, [r3, #32]
|
|
100018fc: 422b tst r3, r5
|
|
100018fe: d112 bne.n 10001926 <hardware_alarm_set_target+0x82>
|
|
10001900: 4b1c ldr r3, [pc, #112] @ (10001974 <hardware_alarm_set_target+0xd0>)
|
|
10001902: 6c1b ldr r3, [r3, #64] @ 0x40
|
|
10001904: 422b tst r3, r5
|
|
10001906: d008 beq.n 1000191a <hardware_alarm_set_target+0x76>
|
|
10001908: 2000 movs r0, #0
|
|
1000190a: f3bf 8f5f dmb sy
|
|
1000190e: 4b17 ldr r3, [pc, #92] @ (1000196c <hardware_alarm_set_target+0xc8>)
|
|
10001910: 2200 movs r2, #0
|
|
10001912: 601a str r2, [r3, #0]
|
|
10001914: f38b 8810 msr PRIMASK, fp
|
|
10001918: e023 b.n 10001962 <hardware_alarm_set_target+0xbe>
|
|
1000191a: 4b18 ldr r3, [pc, #96] @ (1000197c <hardware_alarm_set_target+0xd8>)
|
|
1000191c: 4a18 ldr r2, [pc, #96] @ (10001980 <hardware_alarm_set_target+0xdc>)
|
|
1000191e: 4819 ldr r0, [pc, #100] @ (10001984 <hardware_alarm_set_target+0xe0>)
|
|
10001920: 21c5 movs r1, #197 @ 0xc5
|
|
10001922: f000 fc0b bl 1000213c <__assert_func>
|
|
10001926: f7ff ff55 bl 100017d4 <time_us_64>
|
|
1000192a: 428e cmp r6, r1
|
|
1000192c: d814 bhi.n 10001958 <hardware_alarm_set_target+0xb4>
|
|
1000192e: d102 bne.n 10001936 <hardware_alarm_set_target+0x92>
|
|
10001930: 9b03 ldr r3, [sp, #12]
|
|
10001932: 4283 cmp r3, r0
|
|
10001934: d810 bhi.n 10001958 <hardware_alarm_set_target+0xb4>
|
|
10001936: 4b0e ldr r3, [pc, #56] @ (10001970 <hardware_alarm_set_target+0xcc>)
|
|
10001938: 781b ldrb r3, [r3, #0]
|
|
1000193a: 42bb cmp r3, r7
|
|
1000193c: d00e beq.n 1000195c <hardware_alarm_set_target+0xb8>
|
|
1000193e: 4b0d ldr r3, [pc, #52] @ (10001974 <hardware_alarm_set_target+0xd0>)
|
|
10001940: 621d str r5, [r3, #32]
|
|
10001942: 635d str r5, [r3, #52] @ 0x34
|
|
10001944: 221f movs r2, #31
|
|
10001946: 4022 ands r2, r4
|
|
10001948: 2301 movs r3, #1
|
|
1000194a: 4093 lsls r3, r2
|
|
1000194c: 4a0e ldr r2, [pc, #56] @ (10001988 <hardware_alarm_set_target+0xe4>)
|
|
1000194e: 6013 str r3, [r2, #0]
|
|
10001950: 4b07 ldr r3, [pc, #28] @ (10001970 <hardware_alarm_set_target+0xcc>)
|
|
10001952: 701f strb r7, [r3, #0]
|
|
10001954: 2001 movs r0, #1
|
|
10001956: e7d8 b.n 1000190a <hardware_alarm_set_target+0x66>
|
|
10001958: 2000 movs r0, #0
|
|
1000195a: e7d6 b.n 1000190a <hardware_alarm_set_target+0x66>
|
|
1000195c: 2001 movs r0, #1
|
|
1000195e: e7d4 b.n 1000190a <hardware_alarm_set_target+0x66>
|
|
10001960: 2001 movs r0, #1
|
|
10001962: b004 add sp, #16
|
|
10001964: bc80 pop {r7}
|
|
10001966: 46bb mov fp, r7
|
|
10001968: bdf0 pop {r4, r5, r6, r7, pc}
|
|
1000196a: 46c0 nop @ (mov r8, r8)
|
|
1000196c: d0000128 .word 0xd0000128
|
|
10001970: 2000077f .word 0x2000077f
|
|
10001974: 40054000 .word 0x40054000
|
|
10001978: 20000744 .word 0x20000744
|
|
1000197c: 100050f4 .word 0x100050f4
|
|
10001980: 10005164 .word 0x10005164
|
|
10001984: 10005118 .word 0x10005118
|
|
10001988: e000e280 .word 0xe000e280
|
|
|
|
1000198c <hardware_alarm_cancel>:
|
|
1000198c: f3ef 8c10 mrs ip, PRIMASK
|
|
10001990: b672 cpsid i
|
|
10001992: 4b0b ldr r3, [pc, #44] @ (100019c0 <hardware_alarm_cancel+0x34>)
|
|
10001994: 681b ldr r3, [r3, #0]
|
|
10001996: 2b00 cmp r3, #0
|
|
10001998: d0fb beq.n 10001992 <hardware_alarm_cancel+0x6>
|
|
1000199a: f3bf 8f5f dmb sy
|
|
1000199e: 2301 movs r3, #1
|
|
100019a0: 4083 lsls r3, r0
|
|
100019a2: 4a08 ldr r2, [pc, #32] @ (100019c4 <hardware_alarm_cancel+0x38>)
|
|
100019a4: 6213 str r3, [r2, #32]
|
|
100019a6: 4908 ldr r1, [pc, #32] @ (100019c8 <hardware_alarm_cancel+0x3c>)
|
|
100019a8: 780a ldrb r2, [r1, #0]
|
|
100019aa: 439a bics r2, r3
|
|
100019ac: 700a strb r2, [r1, #0]
|
|
100019ae: f3bf 8f5f dmb sy
|
|
100019b2: 4b03 ldr r3, [pc, #12] @ (100019c0 <hardware_alarm_cancel+0x34>)
|
|
100019b4: 2200 movs r2, #0
|
|
100019b6: 601a str r2, [r3, #0]
|
|
100019b8: f38c 8810 msr PRIMASK, ip
|
|
100019bc: 4770 bx lr
|
|
100019be: 46c0 nop @ (mov r8, r8)
|
|
100019c0: d0000128 .word 0xd0000128
|
|
100019c4: 40054000 .word 0x40054000
|
|
100019c8: 2000077f .word 0x2000077f
|
|
|
|
100019cc <ph_get_node>:
|
|
100019cc: b510 push {r4, lr}
|
|
100019ce: 2900 cmp r1, #0
|
|
100019d0: d008 beq.n 100019e4 <ph_get_node+0x18>
|
|
100019d2: 7b03 ldrb r3, [r0, #12]
|
|
100019d4: 428b cmp r3, r1
|
|
100019d6: d305 bcc.n 100019e4 <ph_get_node+0x18>
|
|
100019d8: 6800 ldr r0, [r0, #0]
|
|
100019da: 004b lsls r3, r1, #1
|
|
100019dc: 185b adds r3, r3, r1
|
|
100019de: 3b03 subs r3, #3
|
|
100019e0: 18c0 adds r0, r0, r3
|
|
100019e2: bd10 pop {r4, pc}
|
|
100019e4: 4b02 ldr r3, [pc, #8] @ (100019f0 <ph_get_node+0x24>)
|
|
100019e6: 4a03 ldr r2, [pc, #12] @ (100019f4 <ph_get_node+0x28>)
|
|
100019e8: 4803 ldr r0, [pc, #12] @ (100019f8 <ph_get_node+0x2c>)
|
|
100019ea: 2168 movs r1, #104 @ 0x68
|
|
100019ec: f000 fba6 bl 1000213c <__assert_func>
|
|
100019f0: 10004df4 .word 0x10004df4
|
|
100019f4: 10005278 .word 0x10005278
|
|
100019f8: 10004e10 .word 0x10004e10
|
|
|
|
100019fc <ph_add_child_node>:
|
|
100019fc: b5f8 push {r3, r4, r5, r6, r7, lr}
|
|
100019fe: 0006 movs r6, r0
|
|
10001a00: 000c movs r4, r1
|
|
10001a02: 0015 movs r5, r2
|
|
10001a04: f7ff ffe2 bl 100019cc <ph_get_node>
|
|
10001a08: 0007 movs r7, r0
|
|
10001a0a: 2c00 cmp r4, #0
|
|
10001a0c: d00d beq.n 10001a2a <ph_add_child_node+0x2e>
|
|
10001a0e: 2d00 cmp r5, #0
|
|
10001a10: d011 beq.n 10001a36 <ph_add_child_node+0x3a>
|
|
10001a12: 42ac cmp r4, r5
|
|
10001a14: d015 beq.n 10001a42 <ph_add_child_node+0x46>
|
|
10001a16: 0029 movs r1, r5
|
|
10001a18: 0030 movs r0, r6
|
|
10001a1a: f7ff ffd7 bl 100019cc <ph_get_node>
|
|
10001a1e: 7084 strb r4, [r0, #2]
|
|
10001a20: 783b ldrb r3, [r7, #0]
|
|
10001a22: 2b00 cmp r3, #0
|
|
10001a24: d113 bne.n 10001a4e <ph_add_child_node+0x52>
|
|
10001a26: 703d strb r5, [r7, #0]
|
|
10001a28: bdf8 pop {r3, r4, r5, r6, r7, pc}
|
|
10001a2a: 4b0a ldr r3, [pc, #40] @ (10001a54 <ph_add_child_node+0x58>)
|
|
10001a2c: 4a0a ldr r2, [pc, #40] @ (10001a58 <ph_add_child_node+0x5c>)
|
|
10001a2e: 480b ldr r0, [pc, #44] @ (10001a5c <ph_add_child_node+0x60>)
|
|
10001a30: 216f movs r1, #111 @ 0x6f
|
|
10001a32: f000 fb83 bl 1000213c <__assert_func>
|
|
10001a36: 4b0a ldr r3, [pc, #40] @ (10001a60 <ph_add_child_node+0x64>)
|
|
10001a38: 4a07 ldr r2, [pc, #28] @ (10001a58 <ph_add_child_node+0x5c>)
|
|
10001a3a: 4808 ldr r0, [pc, #32] @ (10001a5c <ph_add_child_node+0x60>)
|
|
10001a3c: 2170 movs r1, #112 @ 0x70
|
|
10001a3e: f000 fb7d bl 1000213c <__assert_func>
|
|
10001a42: 4b08 ldr r3, [pc, #32] @ (10001a64 <ph_add_child_node+0x68>)
|
|
10001a44: 4a04 ldr r2, [pc, #16] @ (10001a58 <ph_add_child_node+0x5c>)
|
|
10001a46: 4805 ldr r0, [pc, #20] @ (10001a5c <ph_add_child_node+0x60>)
|
|
10001a48: 2171 movs r1, #113 @ 0x71
|
|
10001a4a: f000 fb77 bl 1000213c <__assert_func>
|
|
10001a4e: 7043 strb r3, [r0, #1]
|
|
10001a50: 703d strb r5, [r7, #0]
|
|
10001a52: e7e9 b.n 10001a28 <ph_add_child_node+0x2c>
|
|
10001a54: 10004e64 .word 0x10004e64
|
|
10001a58: 10005264 .word 0x10005264
|
|
10001a5c: 10004e10 .word 0x10004e10
|
|
10001a60: 10004e70 .word 0x10004e70
|
|
10001a64: 10004e7c .word 0x10004e7c
|
|
|
|
10001a68 <ph_merge_nodes>:
|
|
10001a68: b570 push {r4, r5, r6, lr}
|
|
10001a6a: 0006 movs r6, r0
|
|
10001a6c: 000d movs r5, r1
|
|
10001a6e: 0014 movs r4, r2
|
|
10001a70: 2900 cmp r1, #0
|
|
10001a72: d014 beq.n 10001a9e <ph_merge_nodes+0x36>
|
|
10001a74: 2a00 cmp r2, #0
|
|
10001a76: d014 beq.n 10001aa2 <ph_merge_nodes+0x3a>
|
|
10001a78: 6843 ldr r3, [r0, #4]
|
|
10001a7a: 6880 ldr r0, [r0, #8]
|
|
10001a7c: 4798 blx r3
|
|
10001a7e: 2800 cmp r0, #0
|
|
10001a80: d006 beq.n 10001a90 <ph_merge_nodes+0x28>
|
|
10001a82: 0022 movs r2, r4
|
|
10001a84: 0029 movs r1, r5
|
|
10001a86: 0030 movs r0, r6
|
|
10001a88: f7ff ffb8 bl 100019fc <ph_add_child_node>
|
|
10001a8c: 0028 movs r0, r5
|
|
10001a8e: e007 b.n 10001aa0 <ph_merge_nodes+0x38>
|
|
10001a90: 002a movs r2, r5
|
|
10001a92: 0021 movs r1, r4
|
|
10001a94: 0030 movs r0, r6
|
|
10001a96: f7ff ffb1 bl 100019fc <ph_add_child_node>
|
|
10001a9a: 0020 movs r0, r4
|
|
10001a9c: e000 b.n 10001aa0 <ph_merge_nodes+0x38>
|
|
10001a9e: 0010 movs r0, r2
|
|
10001aa0: bd70 pop {r4, r5, r6, pc}
|
|
10001aa2: 0008 movs r0, r1
|
|
10001aa4: e7fc b.n 10001aa0 <ph_merge_nodes+0x38>
|
|
|
|
10001aa6 <ph_clear>:
|
|
10001aa6: b570 push {r4, r5, r6, lr}
|
|
10001aa8: 0005 movs r5, r0
|
|
10001aaa: 2300 movs r3, #0
|
|
10001aac: 7343 strb r3, [r0, #13]
|
|
10001aae: 3301 adds r3, #1
|
|
10001ab0: 7383 strb r3, [r0, #14]
|
|
10001ab2: 7b03 ldrb r3, [r0, #12]
|
|
10001ab4: 73c3 strb r3, [r0, #15]
|
|
10001ab6: 2401 movs r4, #1
|
|
10001ab8: e006 b.n 10001ac8 <ph_clear+0x22>
|
|
10001aba: 0021 movs r1, r4
|
|
10001abc: 0028 movs r0, r5
|
|
10001abe: f7ff ff85 bl 100019cc <ph_get_node>
|
|
10001ac2: 3401 adds r4, #1
|
|
10001ac4: b2e4 uxtb r4, r4
|
|
10001ac6: 7044 strb r4, [r0, #1]
|
|
10001ac8: 7b29 ldrb r1, [r5, #12]
|
|
10001aca: 42a1 cmp r1, r4
|
|
10001acc: d8f5 bhi.n 10001aba <ph_clear+0x14>
|
|
10001ace: 0028 movs r0, r5
|
|
10001ad0: f7ff ff7c bl 100019cc <ph_get_node>
|
|
10001ad4: 2300 movs r3, #0
|
|
10001ad6: 7043 strb r3, [r0, #1]
|
|
10001ad8: bd70 pop {r4, r5, r6, pc}
|
|
|
|
10001ada <ph_post_alloc_init>:
|
|
10001ada: b510 push {r4, lr}
|
|
10001adc: 7301 strb r1, [r0, #12]
|
|
10001ade: 6042 str r2, [r0, #4]
|
|
10001ae0: 6083 str r3, [r0, #8]
|
|
10001ae2: f7ff ffe0 bl 10001aa6 <ph_clear>
|
|
10001ae6: bd10 pop {r4, pc}
|
|
|
|
10001ae8 <ph_merge_two_pass>:
|
|
10001ae8: b5f0 push {r4, r5, r6, r7, lr}
|
|
10001aea: 46c6 mov lr, r8
|
|
10001aec: b500 push {lr}
|
|
10001aee: 0005 movs r5, r0
|
|
10001af0: 1e0c subs r4, r1, #0
|
|
10001af2: d103 bne.n 10001afc <ph_merge_two_pass+0x14>
|
|
10001af4: 0020 movs r0, r4
|
|
10001af6: bc80 pop {r7}
|
|
10001af8: 46b8 mov r8, r7
|
|
10001afa: bdf0 pop {r4, r5, r6, r7, pc}
|
|
10001afc: f7ff ff66 bl 100019cc <ph_get_node>
|
|
10001b00: 7846 ldrb r6, [r0, #1]
|
|
10001b02: 2e00 cmp r6, #0
|
|
10001b04: d0f6 beq.n 10001af4 <ph_merge_two_pass+0xc>
|
|
10001b06: 0031 movs r1, r6
|
|
10001b08: 0028 movs r0, r5
|
|
10001b0a: f7ff ff5f bl 100019cc <ph_get_node>
|
|
10001b0e: 7847 ldrb r7, [r0, #1]
|
|
10001b10: 2300 movs r3, #0
|
|
10001b12: 4698 mov r8, r3
|
|
10001b14: 7043 strb r3, [r0, #1]
|
|
10001b16: 0021 movs r1, r4
|
|
10001b18: 0028 movs r0, r5
|
|
10001b1a: f7ff ff57 bl 100019cc <ph_get_node>
|
|
10001b1e: 4643 mov r3, r8
|
|
10001b20: 7043 strb r3, [r0, #1]
|
|
10001b22: 0032 movs r2, r6
|
|
10001b24: 0021 movs r1, r4
|
|
10001b26: 0028 movs r0, r5
|
|
10001b28: f7ff ff9e bl 10001a68 <ph_merge_nodes>
|
|
10001b2c: 0004 movs r4, r0
|
|
10001b2e: 0039 movs r1, r7
|
|
10001b30: 0028 movs r0, r5
|
|
10001b32: f7ff ffd9 bl 10001ae8 <ph_merge_two_pass>
|
|
10001b36: 0002 movs r2, r0
|
|
10001b38: 0021 movs r1, r4
|
|
10001b3a: 0028 movs r0, r5
|
|
10001b3c: f7ff ff94 bl 10001a68 <ph_merge_nodes>
|
|
10001b40: 0004 movs r4, r0
|
|
10001b42: e7d7 b.n 10001af4 <ph_merge_two_pass+0xc>
|
|
|
|
10001b44 <ph_remove_any_head>:
|
|
10001b44: b5f0 push {r4, r5, r6, r7, lr}
|
|
10001b46: 46c6 mov lr, r8
|
|
10001b48: b500 push {lr}
|
|
10001b4a: 0004 movs r4, r0
|
|
10001b4c: 000d movs r5, r1
|
|
10001b4e: 0017 movs r7, r2
|
|
10001b50: 2900 cmp r1, #0
|
|
10001b52: d027 beq.n 10001ba4 <ph_remove_any_head+0x60>
|
|
10001b54: f7ff ff3a bl 100019cc <ph_get_node>
|
|
10001b58: 7843 ldrb r3, [r0, #1]
|
|
10001b5a: 2b00 cmp r3, #0
|
|
10001b5c: d128 bne.n 10001bb0 <ph_remove_any_head+0x6c>
|
|
10001b5e: 7883 ldrb r3, [r0, #2]
|
|
10001b60: 2b00 cmp r3, #0
|
|
10001b62: d12b bne.n 10001bbc <ph_remove_any_head+0x78>
|
|
10001b64: 7801 ldrb r1, [r0, #0]
|
|
10001b66: 0020 movs r0, r4
|
|
10001b68: f7ff ffbe bl 10001ae8 <ph_merge_two_pass>
|
|
10001b6c: 0006 movs r6, r0
|
|
10001b6e: 4680 mov r8, r0
|
|
10001b70: 2f00 cmp r7, #0
|
|
10001b72: d00a beq.n 10001b8a <ph_remove_any_head+0x46>
|
|
10001b74: 7be1 ldrb r1, [r4, #15]
|
|
10001b76: 2900 cmp r1, #0
|
|
10001b78: d126 bne.n 10001bc8 <ph_remove_any_head+0x84>
|
|
10001b7a: 7ba3 ldrb r3, [r4, #14]
|
|
10001b7c: 2b00 cmp r3, #0
|
|
10001b7e: d103 bne.n 10001b88 <ph_remove_any_head+0x44>
|
|
10001b80: 7be3 ldrb r3, [r4, #15]
|
|
10001b82: 2b00 cmp r3, #0
|
|
10001b84: d125 bne.n 10001bd2 <ph_remove_any_head+0x8e>
|
|
10001b86: 73a5 strb r5, [r4, #14]
|
|
10001b88: 73e5 strb r5, [r4, #15]
|
|
10001b8a: 4643 mov r3, r8
|
|
10001b8c: 2b00 cmp r3, #0
|
|
10001b8e: d126 bne.n 10001bde <ph_remove_any_head+0x9a>
|
|
10001b90: 0029 movs r1, r5
|
|
10001b92: 0020 movs r0, r4
|
|
10001b94: f7ff ff1a bl 100019cc <ph_get_node>
|
|
10001b98: 2300 movs r3, #0
|
|
10001b9a: 7043 strb r3, [r0, #1]
|
|
10001b9c: 0030 movs r0, r6
|
|
10001b9e: bc80 pop {r7}
|
|
10001ba0: 46b8 mov r8, r7
|
|
10001ba2: bdf0 pop {r4, r5, r6, r7, pc}
|
|
10001ba4: 4b11 ldr r3, [pc, #68] @ (10001bec <ph_remove_any_head+0xa8>)
|
|
10001ba6: 4a12 ldr r2, [pc, #72] @ (10001bf0 <ph_remove_any_head+0xac>)
|
|
10001ba8: 4812 ldr r0, [pc, #72] @ (10001bf4 <ph_remove_any_head+0xb0>)
|
|
10001baa: 2138 movs r1, #56 @ 0x38
|
|
10001bac: f000 fac6 bl 1000213c <__assert_func>
|
|
10001bb0: 4b11 ldr r3, [pc, #68] @ (10001bf8 <ph_remove_any_head+0xb4>)
|
|
10001bb2: 4a0f ldr r2, [pc, #60] @ (10001bf0 <ph_remove_any_head+0xac>)
|
|
10001bb4: 480f ldr r0, [pc, #60] @ (10001bf4 <ph_remove_any_head+0xb0>)
|
|
10001bb6: 213a movs r1, #58 @ 0x3a
|
|
10001bb8: f000 fac0 bl 1000213c <__assert_func>
|
|
10001bbc: 4b0f ldr r3, [pc, #60] @ (10001bfc <ph_remove_any_head+0xb8>)
|
|
10001bbe: 4a0c ldr r2, [pc, #48] @ (10001bf0 <ph_remove_any_head+0xac>)
|
|
10001bc0: 480c ldr r0, [pc, #48] @ (10001bf4 <ph_remove_any_head+0xb0>)
|
|
10001bc2: 213b movs r1, #59 @ 0x3b
|
|
10001bc4: f000 faba bl 1000213c <__assert_func>
|
|
10001bc8: 0020 movs r0, r4
|
|
10001bca: f7ff feff bl 100019cc <ph_get_node>
|
|
10001bce: 7045 strb r5, [r0, #1]
|
|
10001bd0: e7d3 b.n 10001b7a <ph_remove_any_head+0x36>
|
|
10001bd2: 4b0b ldr r3, [pc, #44] @ (10001c00 <ph_remove_any_head+0xbc>)
|
|
10001bd4: 4a06 ldr r2, [pc, #24] @ (10001bf0 <ph_remove_any_head+0xac>)
|
|
10001bd6: 4807 ldr r0, [pc, #28] @ (10001bf4 <ph_remove_any_head+0xb0>)
|
|
10001bd8: 2142 movs r1, #66 @ 0x42
|
|
10001bda: f000 faaf bl 1000213c <__assert_func>
|
|
10001bde: 0031 movs r1, r6
|
|
10001be0: 0020 movs r0, r4
|
|
10001be2: f7ff fef3 bl 100019cc <ph_get_node>
|
|
10001be6: 2300 movs r3, #0
|
|
10001be8: 7083 strb r3, [r0, #2]
|
|
10001bea: e7d1 b.n 10001b90 <ph_remove_any_head+0x4c>
|
|
10001bec: 10005180 .word 0x10005180
|
|
10001bf0: 10005250 .word 0x10005250
|
|
10001bf4: 10005188 .word 0x10005188
|
|
10001bf8: 100051cc .word 0x100051cc
|
|
10001bfc: 100051f4 .word 0x100051f4
|
|
10001c00: 10004ebc .word 0x10004ebc
|
|
|
|
10001c04 <ph_remove_head>:
|
|
10001c04: b570 push {r4, r5, r6, lr}
|
|
10001c06: 0004 movs r4, r0
|
|
10001c08: 000a movs r2, r1
|
|
10001c0a: 7b45 ldrb r5, [r0, #13]
|
|
10001c0c: 0029 movs r1, r5
|
|
10001c0e: f7ff ff99 bl 10001b44 <ph_remove_any_head>
|
|
10001c12: 7360 strb r0, [r4, #13]
|
|
10001c14: 0028 movs r0, r5
|
|
10001c16: bd70 pop {r4, r5, r6, pc}
|
|
|
|
10001c18 <ph_remove_and_free_node>:
|
|
10001c18: b570 push {r4, r5, r6, lr}
|
|
10001c1a: 0006 movs r6, r0
|
|
10001c1c: 1e0c subs r4, r1, #0
|
|
10001c1e: d040 beq.n 10001ca2 <ph_remove_and_free_node+0x8a>
|
|
10001c20: 7b43 ldrb r3, [r0, #13]
|
|
10001c22: 428b cmp r3, r1
|
|
10001c24: d007 beq.n 10001c36 <ph_remove_and_free_node+0x1e>
|
|
10001c26: f7ff fed1 bl 100019cc <ph_get_node>
|
|
10001c2a: 0005 movs r5, r0
|
|
10001c2c: 7881 ldrb r1, [r0, #2]
|
|
10001c2e: 2900 cmp r1, #0
|
|
10001c30: d106 bne.n 10001c40 <ph_remove_and_free_node+0x28>
|
|
10001c32: 2000 movs r0, #0
|
|
10001c34: e036 b.n 10001ca4 <ph_remove_and_free_node+0x8c>
|
|
10001c36: 2101 movs r1, #1
|
|
10001c38: f7ff ffe4 bl 10001c04 <ph_remove_head>
|
|
10001c3c: 2001 movs r0, #1
|
|
10001c3e: e031 b.n 10001ca4 <ph_remove_and_free_node+0x8c>
|
|
10001c40: 0030 movs r0, r6
|
|
10001c42: f7ff fec3 bl 100019cc <ph_get_node>
|
|
10001c46: 7801 ldrb r1, [r0, #0]
|
|
10001c48: 42a1 cmp r1, r4
|
|
10001c4a: d00d beq.n 10001c68 <ph_remove_and_free_node+0x50>
|
|
10001c4c: 0030 movs r0, r6
|
|
10001c4e: f7ff febd bl 100019cc <ph_get_node>
|
|
10001c52: 7841 ldrb r1, [r0, #1]
|
|
10001c54: 42a1 cmp r1, r4
|
|
10001c56: d00a beq.n 10001c6e <ph_remove_and_free_node+0x56>
|
|
10001c58: 2900 cmp r1, #0
|
|
10001c5a: d1f7 bne.n 10001c4c <ph_remove_and_free_node+0x34>
|
|
10001c5c: 4b12 ldr r3, [pc, #72] @ (10001ca8 <ph_remove_and_free_node+0x90>)
|
|
10001c5e: 4a13 ldr r2, [pc, #76] @ (10001cac <ph_remove_and_free_node+0x94>)
|
|
10001c60: 4813 ldr r0, [pc, #76] @ (10001cb0 <ph_remove_and_free_node+0x98>)
|
|
10001c62: 316b adds r1, #107 @ 0x6b
|
|
10001c64: f000 fa6a bl 1000213c <__assert_func>
|
|
10001c68: 786b ldrb r3, [r5, #1]
|
|
10001c6a: 7003 strb r3, [r0, #0]
|
|
10001c6c: e001 b.n 10001c72 <ph_remove_and_free_node+0x5a>
|
|
10001c6e: 786b ldrb r3, [r5, #1]
|
|
10001c70: 7043 strb r3, [r0, #1]
|
|
10001c72: 2300 movs r3, #0
|
|
10001c74: 70ab strb r3, [r5, #2]
|
|
10001c76: 706b strb r3, [r5, #1]
|
|
10001c78: 2201 movs r2, #1
|
|
10001c7a: 0021 movs r1, r4
|
|
10001c7c: 0030 movs r0, r6
|
|
10001c7e: f7ff ff61 bl 10001b44 <ph_remove_any_head>
|
|
10001c82: 0002 movs r2, r0
|
|
10001c84: 7b71 ldrb r1, [r6, #13]
|
|
10001c86: 4281 cmp r1, r0
|
|
10001c88: d005 beq.n 10001c96 <ph_remove_and_free_node+0x7e>
|
|
10001c8a: 0030 movs r0, r6
|
|
10001c8c: f7ff feec bl 10001a68 <ph_merge_nodes>
|
|
10001c90: 7370 strb r0, [r6, #13]
|
|
10001c92: 2001 movs r0, #1
|
|
10001c94: e006 b.n 10001ca4 <ph_remove_and_free_node+0x8c>
|
|
10001c96: 4b07 ldr r3, [pc, #28] @ (10001cb4 <ph_remove_and_free_node+0x9c>)
|
|
10001c98: 4a04 ldr r2, [pc, #16] @ (10001cac <ph_remove_and_free_node+0x94>)
|
|
10001c9a: 4805 ldr r0, [pc, #20] @ (10001cb0 <ph_remove_and_free_node+0x98>)
|
|
10001c9c: 2171 movs r1, #113 @ 0x71
|
|
10001c9e: f000 fa4d bl 1000213c <__assert_func>
|
|
10001ca2: 2000 movs r0, #0
|
|
10001ca4: bd70 pop {r4, r5, r6, pc}
|
|
10001ca6: 46c0 nop @ (mov r8, r8)
|
|
10001ca8: 10004c48 .word 0x10004c48
|
|
10001cac: 10005238 .word 0x10005238
|
|
10001cb0: 10005188 .word 0x10005188
|
|
10001cb4: 10005218 .word 0x10005218
|
|
|
|
10001cb8 <uart_set_baudrate>:
|
|
10001cb8: b570 push {r4, r5, r6, lr}
|
|
10001cba: 0004 movs r4, r0
|
|
10001cbc: 000d movs r5, r1
|
|
10001cbe: 2006 movs r0, #6
|
|
10001cc0: f000 f97e bl 10001fc0 <clock_get_hz>
|
|
10001cc4: 00c0 lsls r0, r0, #3
|
|
10001cc6: 0029 movs r1, r5
|
|
10001cc8: f001 fc20 bl 1000350c <__wrap___aeabi_uidiv>
|
|
10001ccc: 09c6 lsrs r6, r0, #7
|
|
10001cce: d008 beq.n 10001ce2 <uart_set_baudrate+0x2a>
|
|
10001cd0: 4b0e ldr r3, [pc, #56] @ (10001d0c <uart_set_baudrate+0x54>)
|
|
10001cd2: 429e cmp r6, r3
|
|
10001cd4: d817 bhi.n 10001d06 <uart_set_baudrate+0x4e>
|
|
10001cd6: 237f movs r3, #127 @ 0x7f
|
|
10001cd8: 4003 ands r3, r0
|
|
10001cda: 3301 adds r3, #1
|
|
10001cdc: 0035 movs r5, r6
|
|
10001cde: 085e lsrs r6, r3, #1
|
|
10001ce0: e000 b.n 10001ce4 <uart_set_baudrate+0x2c>
|
|
10001ce2: 2501 movs r5, #1
|
|
10001ce4: 6265 str r5, [r4, #36] @ 0x24
|
|
10001ce6: 62a6 str r6, [r4, #40] @ 0x28
|
|
10001ce8: 342c adds r4, #44 @ 0x2c
|
|
10001cea: 2380 movs r3, #128 @ 0x80
|
|
10001cec: 019b lsls r3, r3, #6
|
|
10001cee: 4323 orrs r3, r4
|
|
10001cf0: 2200 movs r2, #0
|
|
10001cf2: 601a str r2, [r3, #0]
|
|
10001cf4: 2006 movs r0, #6
|
|
10001cf6: f000 f963 bl 10001fc0 <clock_get_hz>
|
|
10001cfa: 0080 lsls r0, r0, #2
|
|
10001cfc: 01a9 lsls r1, r5, #6
|
|
10001cfe: 1989 adds r1, r1, r6
|
|
10001d00: f001 fc04 bl 1000350c <__wrap___aeabi_uidiv>
|
|
10001d04: bd70 pop {r4, r5, r6, pc}
|
|
10001d06: 2600 movs r6, #0
|
|
10001d08: 4d01 ldr r5, [pc, #4] @ (10001d10 <uart_set_baudrate+0x58>)
|
|
10001d0a: e7eb b.n 10001ce4 <uart_set_baudrate+0x2c>
|
|
10001d0c: 0000fffe .word 0x0000fffe
|
|
10001d10: 0000ffff .word 0x0000ffff
|
|
|
|
10001d14 <uart_set_translate_crlf>:
|
|
10001d14: 2900 cmp r1, #0
|
|
10001d16: d009 beq.n 10001d2c <uart_set_translate_crlf+0x18>
|
|
10001d18: 220a movs r2, #10
|
|
10001d1a: 4b06 ldr r3, [pc, #24] @ (10001d34 <uart_set_translate_crlf+0x20>)
|
|
10001d1c: 469c mov ip, r3
|
|
10001d1e: 4460 add r0, ip
|
|
10001d20: 4243 negs r3, r0
|
|
10001d22: 4158 adcs r0, r3
|
|
10001d24: 4b04 ldr r3, [pc, #16] @ (10001d38 <uart_set_translate_crlf+0x24>)
|
|
10001d26: 0040 lsls r0, r0, #1
|
|
10001d28: 52c2 strh r2, [r0, r3]
|
|
10001d2a: 4770 bx lr
|
|
10001d2c: 2280 movs r2, #128 @ 0x80
|
|
10001d2e: 0052 lsls r2, r2, #1
|
|
10001d30: e7f3 b.n 10001d1a <uart_set_translate_crlf+0x6>
|
|
10001d32: 46c0 nop @ (mov r8, r8)
|
|
10001d34: bffc8000 .word 0xbffc8000
|
|
10001d38: 20000774 .word 0x20000774
|
|
|
|
10001d3c <uart_init>:
|
|
10001d3c: b570 push {r4, r5, r6, lr}
|
|
10001d3e: 0005 movs r5, r0
|
|
10001d40: 000c movs r4, r1
|
|
10001d42: 2006 movs r0, #6
|
|
10001d44: f000 f93c bl 10001fc0 <clock_get_hz>
|
|
10001d48: 2800 cmp r0, #0
|
|
10001d4a: d029 beq.n 10001da0 <uart_init+0x64>
|
|
10001d4c: 4b16 ldr r3, [pc, #88] @ (10001da8 <uart_init+0x6c>)
|
|
10001d4e: 429d cmp r5, r3
|
|
10001d50: d027 beq.n 10001da2 <uart_init+0x66>
|
|
10001d52: 2280 movs r2, #128 @ 0x80
|
|
10001d54: 03d2 lsls r2, r2, #15
|
|
10001d56: 4b15 ldr r3, [pc, #84] @ (10001dac <uart_init+0x70>)
|
|
10001d58: 601a str r2, [r3, #0]
|
|
10001d5a: 4b15 ldr r3, [pc, #84] @ (10001db0 <uart_init+0x74>)
|
|
10001d5c: 601a str r2, [r3, #0]
|
|
10001d5e: 4b15 ldr r3, [pc, #84] @ (10001db4 <uart_init+0x78>)
|
|
10001d60: 689b ldr r3, [r3, #8]
|
|
10001d62: 0011 movs r1, r2
|
|
10001d64: 4399 bics r1, r3
|
|
10001d66: d1fa bne.n 10001d5e <uart_init+0x22>
|
|
10001d68: 2100 movs r1, #0
|
|
10001d6a: 0028 movs r0, r5
|
|
10001d6c: f7ff ffd2 bl 10001d14 <uart_set_translate_crlf>
|
|
10001d70: 0021 movs r1, r4
|
|
10001d72: 0028 movs r0, r5
|
|
10001d74: f7ff ffa0 bl 10001cb8 <uart_set_baudrate>
|
|
10001d78: 0029 movs r1, r5
|
|
10001d7a: 312c adds r1, #44 @ 0x2c
|
|
10001d7c: 6aeb ldr r3, [r5, #44] @ 0x2c
|
|
10001d7e: 2260 movs r2, #96 @ 0x60
|
|
10001d80: 4053 eors r3, r2
|
|
10001d82: 320e adds r2, #14
|
|
10001d84: 401a ands r2, r3
|
|
10001d86: 2380 movs r3, #128 @ 0x80
|
|
10001d88: 015b lsls r3, r3, #5
|
|
10001d8a: 430b orrs r3, r1
|
|
10001d8c: 601a str r2, [r3, #0]
|
|
10001d8e: 4b0a ldr r3, [pc, #40] @ (10001db8 <uart_init+0x7c>)
|
|
10001d90: 632b str r3, [r5, #48] @ 0x30
|
|
10001d92: 2380 movs r3, #128 @ 0x80
|
|
10001d94: 019b lsls r3, r3, #6
|
|
10001d96: 430b orrs r3, r1
|
|
10001d98: 2210 movs r2, #16
|
|
10001d9a: 601a str r2, [r3, #0]
|
|
10001d9c: 2303 movs r3, #3
|
|
10001d9e: 64ab str r3, [r5, #72] @ 0x48
|
|
10001da0: bd70 pop {r4, r5, r6, pc}
|
|
10001da2: 2280 movs r2, #128 @ 0x80
|
|
10001da4: 0412 lsls r2, r2, #16
|
|
10001da6: e7d6 b.n 10001d56 <uart_init+0x1a>
|
|
10001da8: 40038000 .word 0x40038000
|
|
10001dac: 4000e000 .word 0x4000e000
|
|
10001db0: 4000f000 .word 0x4000f000
|
|
10001db4: 4000c000 .word 0x4000c000
|
|
10001db8: 00000301 .word 0x00000301
|
|
|
|
10001dbc <clock_configure>:
|
|
10001dbc: b5f8 push {r3, r4, r5, r6, r7, lr}
|
|
10001dbe: 46de mov lr, fp
|
|
10001dc0: 4657 mov r7, sl
|
|
10001dc2: 464e mov r6, r9
|
|
10001dc4: 4645 mov r5, r8
|
|
10001dc6: b5e0 push {r5, r6, r7, lr}
|
|
10001dc8: 0006 movs r6, r0
|
|
10001dca: 000f movs r7, r1
|
|
10001dcc: 0015 movs r5, r2
|
|
10001dce: 9a0a ldr r2, [sp, #40] @ 0x28
|
|
10001dd0: 4293 cmp r3, r2
|
|
10001dd2: d34e bcc.n 10001e72 <clock_configure+0xb6>
|
|
10001dd4: 0e1a lsrs r2, r3, #24
|
|
10001dd6: 4692 mov sl, r2
|
|
10001dd8: 021b lsls r3, r3, #8
|
|
10001dda: 4698 mov r8, r3
|
|
10001ddc: 9a0a ldr r2, [sp, #40] @ 0x28
|
|
10001dde: 2300 movs r3, #0
|
|
10001de0: 4640 mov r0, r8
|
|
10001de2: 4651 mov r1, sl
|
|
10001de4: f001 fbd0 bl 10003588 <__wrap___aeabi_uldivmod>
|
|
10001de8: 4681 mov r9, r0
|
|
10001dea: 0074 lsls r4, r6, #1
|
|
10001dec: 19a4 adds r4, r4, r6
|
|
10001dee: 00a4 lsls r4, r4, #2
|
|
10001df0: 4b2e ldr r3, [pc, #184] @ (10001eac <clock_configure+0xf0>)
|
|
10001df2: 469c mov ip, r3
|
|
10001df4: 4464 add r4, ip
|
|
10001df6: 6863 ldr r3, [r4, #4]
|
|
10001df8: 4283 cmp r3, r0
|
|
10001dfa: d200 bcs.n 10001dfe <clock_configure+0x42>
|
|
10001dfc: 6060 str r0, [r4, #4]
|
|
10001dfe: 1f33 subs r3, r6, #4
|
|
10001e00: b2db uxtb r3, r3
|
|
10001e02: 469b mov fp, r3
|
|
10001e04: 2b01 cmp r3, #1
|
|
10001e06: d93a bls.n 10001e7e <clock_configure+0xc2>
|
|
10001e08: 23c0 movs r3, #192 @ 0xc0
|
|
10001e0a: 019b lsls r3, r3, #6
|
|
10001e0c: 4323 orrs r3, r4
|
|
10001e0e: 2280 movs r2, #128 @ 0x80
|
|
10001e10: 0112 lsls r2, r2, #4
|
|
10001e12: 601a str r2, [r3, #0]
|
|
10001e14: 4b26 ldr r3, [pc, #152] @ (10001eb0 <clock_configure+0xf4>)
|
|
10001e16: 00b2 lsls r2, r6, #2
|
|
10001e18: 58d1 ldr r1, [r2, r3]
|
|
10001e1a: 2900 cmp r1, #0
|
|
10001e1c: d005 beq.n 10001e2a <clock_configure+0x6e>
|
|
10001e1e: 6958 ldr r0, [r3, #20]
|
|
10001e20: f001 fb74 bl 1000350c <__wrap___aeabi_uidiv>
|
|
10001e24: 3001 adds r0, #1
|
|
10001e26: 3801 subs r0, #1
|
|
10001e28: d1fd bne.n 10001e26 <clock_configure+0x6a>
|
|
10001e2a: 016d lsls r5, r5, #5
|
|
10001e2c: 6823 ldr r3, [r4, #0]
|
|
10001e2e: 405d eors r5, r3
|
|
10001e30: 22e0 movs r2, #224 @ 0xe0
|
|
10001e32: 402a ands r2, r5
|
|
10001e34: 2380 movs r3, #128 @ 0x80
|
|
10001e36: 015b lsls r3, r3, #5
|
|
10001e38: 4323 orrs r3, r4
|
|
10001e3a: 601a str r2, [r3, #0]
|
|
10001e3c: 465a mov r2, fp
|
|
10001e3e: 2a01 cmp r2, #1
|
|
10001e40: d928 bls.n 10001e94 <clock_configure+0xd8>
|
|
10001e42: 2380 movs r3, #128 @ 0x80
|
|
10001e44: 019b lsls r3, r3, #6
|
|
10001e46: 4323 orrs r3, r4
|
|
10001e48: 2280 movs r2, #128 @ 0x80
|
|
10001e4a: 0112 lsls r2, r2, #4
|
|
10001e4c: 601a str r2, [r3, #0]
|
|
10001e4e: 464b mov r3, r9
|
|
10001e50: 6063 str r3, [r4, #4]
|
|
10001e52: 464a mov r2, r9
|
|
10001e54: 2300 movs r3, #0
|
|
10001e56: 4640 mov r0, r8
|
|
10001e58: 4651 mov r1, sl
|
|
10001e5a: f001 fb95 bl 10003588 <__wrap___aeabi_uldivmod>
|
|
10001e5e: 4b14 ldr r3, [pc, #80] @ (10001eb0 <clock_configure+0xf4>)
|
|
10001e60: 00b6 lsls r6, r6, #2
|
|
10001e62: 5198 str r0, [r3, r6]
|
|
10001e64: 2001 movs r0, #1
|
|
10001e66: bcf0 pop {r4, r5, r6, r7}
|
|
10001e68: 46bb mov fp, r7
|
|
10001e6a: 46b2 mov sl, r6
|
|
10001e6c: 46a9 mov r9, r5
|
|
10001e6e: 46a0 mov r8, r4
|
|
10001e70: bdf8 pop {r3, r4, r5, r6, r7, pc}
|
|
10001e72: 4b10 ldr r3, [pc, #64] @ (10001eb4 <clock_configure+0xf8>)
|
|
10001e74: 4a10 ldr r2, [pc, #64] @ (10001eb8 <clock_configure+0xfc>)
|
|
10001e76: 4811 ldr r0, [pc, #68] @ (10001ebc <clock_configure+0x100>)
|
|
10001e78: 212d movs r1, #45 @ 0x2d
|
|
10001e7a: f000 f95f bl 1000213c <__assert_func>
|
|
10001e7e: 2f01 cmp r7, #1
|
|
10001e80: d1c2 bne.n 10001e08 <clock_configure+0x4c>
|
|
10001e82: 23c0 movs r3, #192 @ 0xc0
|
|
10001e84: 019b lsls r3, r3, #6
|
|
10001e86: 4323 orrs r3, r4
|
|
10001e88: 2203 movs r2, #3
|
|
10001e8a: 601a str r2, [r3, #0]
|
|
10001e8c: 68a3 ldr r3, [r4, #8]
|
|
10001e8e: 07db lsls r3, r3, #31
|
|
10001e90: d5fc bpl.n 10001e8c <clock_configure+0xd0>
|
|
10001e92: e7ca b.n 10001e2a <clock_configure+0x6e>
|
|
10001e94: 6821 ldr r1, [r4, #0]
|
|
10001e96: 4079 eors r1, r7
|
|
10001e98: 2203 movs r2, #3
|
|
10001e9a: 400a ands r2, r1
|
|
10001e9c: 601a str r2, [r3, #0]
|
|
10001e9e: 68a3 ldr r3, [r4, #8]
|
|
10001ea0: 2501 movs r5, #1
|
|
10001ea2: 40bd lsls r5, r7
|
|
10001ea4: 421d tst r5, r3
|
|
10001ea6: d0fa beq.n 10001e9e <clock_configure+0xe2>
|
|
10001ea8: e7cb b.n 10001e42 <clock_configure+0x86>
|
|
10001eaa: 46c0 nop @ (mov r8, r8)
|
|
10001eac: 40008000 .word 0x40008000
|
|
10001eb0: 200004bc .word 0x200004bc
|
|
10001eb4: 10005284 .word 0x10005284
|
|
10001eb8: 100052e8 .word 0x100052e8
|
|
10001ebc: 10005298 .word 0x10005298
|
|
|
|
10001ec0 <clocks_init>:
|
|
10001ec0: b530 push {r4, r5, lr}
|
|
10001ec2: b083 sub sp, #12
|
|
10001ec4: 200c movs r0, #12
|
|
10001ec6: f000 f917 bl 100020f8 <watchdog_start_tick>
|
|
10001eca: f7fe fcd1 bl 10000870 <running_on_fpga>
|
|
10001ece: 2800 cmp r0, #0
|
|
10001ed0: d00d beq.n 10001eee <clocks_init+0x2e>
|
|
10001ed2: 2300 movs r3, #0
|
|
10001ed4: e004 b.n 10001ee0 <clocks_init+0x20>
|
|
10001ed6: 4a2e ldr r2, [pc, #184] @ (10001f90 <clocks_init+0xd0>)
|
|
10001ed8: 0099 lsls r1, r3, #2
|
|
10001eda: 482e ldr r0, [pc, #184] @ (10001f94 <clocks_init+0xd4>)
|
|
10001edc: 5088 str r0, [r1, r2]
|
|
10001ede: 3301 adds r3, #1
|
|
10001ee0: 2b09 cmp r3, #9
|
|
10001ee2: d9f8 bls.n 10001ed6 <clocks_init+0x16>
|
|
10001ee4: 4b2a ldr r3, [pc, #168] @ (10001f90 <clocks_init+0xd0>)
|
|
10001ee6: 4a2c ldr r2, [pc, #176] @ (10001f98 <clocks_init+0xd8>)
|
|
10001ee8: 625a str r2, [r3, #36] @ 0x24
|
|
10001eea: b003 add sp, #12
|
|
10001eec: bd30 pop {r4, r5, pc}
|
|
10001eee: 4b2b ldr r3, [pc, #172] @ (10001f9c <clocks_init+0xdc>)
|
|
10001ef0: 2200 movs r2, #0
|
|
10001ef2: 679a str r2, [r3, #120] @ 0x78
|
|
10001ef4: f000 f908 bl 10002108 <xosc_init>
|
|
10001ef8: 4b29 ldr r3, [pc, #164] @ (10001fa0 <clocks_init+0xe0>)
|
|
10001efa: 2201 movs r2, #1
|
|
10001efc: 601a str r2, [r3, #0]
|
|
10001efe: 4b27 ldr r3, [pc, #156] @ (10001f9c <clocks_init+0xdc>)
|
|
10001f00: 6c5b ldr r3, [r3, #68] @ 0x44
|
|
10001f02: 2b01 cmp r3, #1
|
|
10001f04: d1fb bne.n 10001efe <clocks_init+0x3e>
|
|
10001f06: 4b27 ldr r3, [pc, #156] @ (10001fa4 <clocks_init+0xe4>)
|
|
10001f08: 2203 movs r2, #3
|
|
10001f0a: 601a str r2, [r3, #0]
|
|
10001f0c: 4b23 ldr r3, [pc, #140] @ (10001f9c <clocks_init+0xdc>)
|
|
10001f0e: 6b9b ldr r3, [r3, #56] @ 0x38
|
|
10001f10: 2b01 cmp r3, #1
|
|
10001f12: d1fb bne.n 10001f0c <clocks_init+0x4c>
|
|
10001f14: 3301 adds r3, #1
|
|
10001f16: 9300 str r3, [sp, #0]
|
|
10001f18: 3304 adds r3, #4
|
|
10001f1a: 4a23 ldr r2, [pc, #140] @ (10001fa8 <clocks_init+0xe8>)
|
|
10001f1c: 2101 movs r1, #1
|
|
10001f1e: 4823 ldr r0, [pc, #140] @ (10001fac <clocks_init+0xec>)
|
|
10001f20: f000 f854 bl 10001fcc <pll_init>
|
|
10001f24: 2305 movs r3, #5
|
|
10001f26: 9300 str r3, [sp, #0]
|
|
10001f28: 4a21 ldr r2, [pc, #132] @ (10001fb0 <clocks_init+0xf0>)
|
|
10001f2a: 2101 movs r1, #1
|
|
10001f2c: 4821 ldr r0, [pc, #132] @ (10001fb4 <clocks_init+0xf4>)
|
|
10001f2e: f000 f84d bl 10001fcc <pll_init>
|
|
10001f32: 4b21 ldr r3, [pc, #132] @ (10001fb8 <clocks_init+0xf8>)
|
|
10001f34: 9300 str r3, [sp, #0]
|
|
10001f36: 2200 movs r2, #0
|
|
10001f38: 2102 movs r1, #2
|
|
10001f3a: 2004 movs r0, #4
|
|
10001f3c: f7ff ff3e bl 10001dbc <clock_configure>
|
|
10001f40: 4d1e ldr r5, [pc, #120] @ (10001fbc <clocks_init+0xfc>)
|
|
10001f42: 9500 str r5, [sp, #0]
|
|
10001f44: 002b movs r3, r5
|
|
10001f46: 2200 movs r2, #0
|
|
10001f48: 2101 movs r1, #1
|
|
10001f4a: 2005 movs r0, #5
|
|
10001f4c: f7ff ff36 bl 10001dbc <clock_configure>
|
|
10001f50: 4c10 ldr r4, [pc, #64] @ (10001f94 <clocks_init+0xd4>)
|
|
10001f52: 9400 str r4, [sp, #0]
|
|
10001f54: 0023 movs r3, r4
|
|
10001f56: 2200 movs r2, #0
|
|
10001f58: 2100 movs r1, #0
|
|
10001f5a: 2007 movs r0, #7
|
|
10001f5c: f7ff ff2e bl 10001dbc <clock_configure>
|
|
10001f60: 9400 str r4, [sp, #0]
|
|
10001f62: 0023 movs r3, r4
|
|
10001f64: 2200 movs r2, #0
|
|
10001f66: 2100 movs r1, #0
|
|
10001f68: 2008 movs r0, #8
|
|
10001f6a: f7ff ff27 bl 10001dbc <clock_configure>
|
|
10001f6e: 4b0a ldr r3, [pc, #40] @ (10001f98 <clocks_init+0xd8>)
|
|
10001f70: 9300 str r3, [sp, #0]
|
|
10001f72: 0023 movs r3, r4
|
|
10001f74: 2200 movs r2, #0
|
|
10001f76: 2100 movs r1, #0
|
|
10001f78: 2009 movs r0, #9
|
|
10001f7a: f7ff ff1f bl 10001dbc <clock_configure>
|
|
10001f7e: 9500 str r5, [sp, #0]
|
|
10001f80: 002b movs r3, r5
|
|
10001f82: 2200 movs r2, #0
|
|
10001f84: 2100 movs r1, #0
|
|
10001f86: 2006 movs r0, #6
|
|
10001f88: f7ff ff18 bl 10001dbc <clock_configure>
|
|
10001f8c: e7ad b.n 10001eea <clocks_init+0x2a>
|
|
10001f8e: 46c0 nop @ (mov r8, r8)
|
|
10001f90: 200004bc .word 0x200004bc
|
|
10001f94: 02dc6c00 .word 0x02dc6c00
|
|
10001f98: 0000b71b .word 0x0000b71b
|
|
10001f9c: 40008000 .word 0x40008000
|
|
10001fa0: 4000b03c .word 0x4000b03c
|
|
10001fa4: 4000b030 .word 0x4000b030
|
|
10001fa8: 59682f00 .word 0x59682f00
|
|
10001fac: 40028000 .word 0x40028000
|
|
10001fb0: 47868c00 .word 0x47868c00
|
|
10001fb4: 4002c000 .word 0x4002c000
|
|
10001fb8: 00b71b00 .word 0x00b71b00
|
|
10001fbc: 07735940 .word 0x07735940
|
|
|
|
10001fc0 <clock_get_hz>:
|
|
10001fc0: 4b01 ldr r3, [pc, #4] @ (10001fc8 <clock_get_hz+0x8>)
|
|
10001fc2: 0080 lsls r0, r0, #2
|
|
10001fc4: 58c0 ldr r0, [r0, r3]
|
|
10001fc6: 4770 bx lr
|
|
10001fc8: 200004bc .word 0x200004bc
|
|
|
|
10001fcc <pll_init>:
|
|
10001fcc: b5f0 push {r4, r5, r6, r7, lr}
|
|
10001fce: 46c6 mov lr, r8
|
|
10001fd0: b500 push {lr}
|
|
10001fd2: 0004 movs r4, r0
|
|
10001fd4: 000d movs r5, r1
|
|
10001fd6: 0017 movs r7, r2
|
|
10001fd8: 4698 mov r8, r3
|
|
10001fda: 200c movs r0, #12
|
|
10001fdc: f001 fa96 bl 1000350c <__wrap___aeabi_uidiv>
|
|
10001fe0: 0006 movs r6, r0
|
|
10001fe2: 4b39 ldr r3, [pc, #228] @ (100020c8 <pll_init+0xfc>)
|
|
10001fe4: 18fa adds r2, r7, r3
|
|
10001fe6: 4b39 ldr r3, [pc, #228] @ (100020cc <pll_init+0x100>)
|
|
10001fe8: 429a cmp r2, r3
|
|
10001fea: d841 bhi.n 10002070 <pll_init+0xa4>
|
|
10001fec: 0143 lsls r3, r0, #5
|
|
10001fee: 1a1b subs r3, r3, r0
|
|
10001ff0: 0199 lsls r1, r3, #6
|
|
10001ff2: 1ac9 subs r1, r1, r3
|
|
10001ff4: 00c9 lsls r1, r1, #3
|
|
10001ff6: 1809 adds r1, r1, r0
|
|
10001ff8: 0189 lsls r1, r1, #6
|
|
10001ffa: 0038 movs r0, r7
|
|
10001ffc: f001 fa86 bl 1000350c <__wrap___aeabi_uidiv>
|
|
10002000: 0002 movs r2, r0
|
|
10002002: 3a10 subs r2, #16
|
|
10002004: 2398 movs r3, #152 @ 0x98
|
|
10002006: 005b lsls r3, r3, #1
|
|
10002008: 429a cmp r2, r3
|
|
1000200a: d837 bhi.n 1000207c <pll_init+0xb0>
|
|
1000200c: 4643 mov r3, r8
|
|
1000200e: 3b01 subs r3, #1
|
|
10002010: 2b06 cmp r3, #6
|
|
10002012: d839 bhi.n 10002088 <pll_init+0xbc>
|
|
10002014: 9b06 ldr r3, [sp, #24]
|
|
10002016: 3b01 subs r3, #1
|
|
10002018: 2b06 cmp r3, #6
|
|
1000201a: d835 bhi.n 10002088 <pll_init+0xbc>
|
|
1000201c: 093f lsrs r7, r7, #4
|
|
1000201e: 42b7 cmp r7, r6
|
|
10002020: d338 bcc.n 10002094 <pll_init+0xc8>
|
|
10002022: 4643 mov r3, r8
|
|
10002024: 041e lsls r6, r3, #16
|
|
10002026: 9b06 ldr r3, [sp, #24]
|
|
10002028: 031b lsls r3, r3, #12
|
|
1000202a: 431e orrs r6, r3
|
|
1000202c: 6823 ldr r3, [r4, #0]
|
|
1000202e: 2b00 cmp r3, #0
|
|
10002030: db36 blt.n 100020a0 <pll_init+0xd4>
|
|
10002032: 4b27 ldr r3, [pc, #156] @ (100020d0 <pll_init+0x104>)
|
|
10002034: 429c cmp r4, r3
|
|
10002036: d044 beq.n 100020c2 <pll_init+0xf6>
|
|
10002038: 2380 movs r3, #128 @ 0x80
|
|
1000203a: 015b lsls r3, r3, #5
|
|
1000203c: 4a25 ldr r2, [pc, #148] @ (100020d4 <pll_init+0x108>)
|
|
1000203e: 6013 str r3, [r2, #0]
|
|
10002040: 4a25 ldr r2, [pc, #148] @ (100020d8 <pll_init+0x10c>)
|
|
10002042: 6013 str r3, [r2, #0]
|
|
10002044: 4a25 ldr r2, [pc, #148] @ (100020dc <pll_init+0x110>)
|
|
10002046: 6892 ldr r2, [r2, #8]
|
|
10002048: 0019 movs r1, r3
|
|
1000204a: 4391 bics r1, r2
|
|
1000204c: d1fa bne.n 10002044 <pll_init+0x78>
|
|
1000204e: 6025 str r5, [r4, #0]
|
|
10002050: 60a0 str r0, [r4, #8]
|
|
10002052: 1d22 adds r2, r4, #4
|
|
10002054: 23c0 movs r3, #192 @ 0xc0
|
|
10002056: 019b lsls r3, r3, #6
|
|
10002058: 4313 orrs r3, r2
|
|
1000205a: 2221 movs r2, #33 @ 0x21
|
|
1000205c: 601a str r2, [r3, #0]
|
|
1000205e: 6822 ldr r2, [r4, #0]
|
|
10002060: 2a00 cmp r2, #0
|
|
10002062: dafc bge.n 1000205e <pll_init+0x92>
|
|
10002064: 60e6 str r6, [r4, #12]
|
|
10002066: 2208 movs r2, #8
|
|
10002068: 601a str r2, [r3, #0]
|
|
1000206a: bc80 pop {r7}
|
|
1000206c: 46b8 mov r8, r7
|
|
1000206e: bdf0 pop {r4, r5, r6, r7, pc}
|
|
10002070: 4b1b ldr r3, [pc, #108] @ (100020e0 <pll_init+0x114>)
|
|
10002072: 4a1c ldr r2, [pc, #112] @ (100020e4 <pll_init+0x118>)
|
|
10002074: 481c ldr r0, [pc, #112] @ (100020e8 <pll_init+0x11c>)
|
|
10002076: 2111 movs r1, #17
|
|
10002078: f000 f860 bl 1000213c <__assert_func>
|
|
1000207c: 4b1b ldr r3, [pc, #108] @ (100020ec <pll_init+0x120>)
|
|
1000207e: 4a19 ldr r2, [pc, #100] @ (100020e4 <pll_init+0x118>)
|
|
10002080: 4819 ldr r0, [pc, #100] @ (100020e8 <pll_init+0x11c>)
|
|
10002082: 2119 movs r1, #25
|
|
10002084: f000 f85a bl 1000213c <__assert_func>
|
|
10002088: 4b19 ldr r3, [pc, #100] @ (100020f0 <pll_init+0x124>)
|
|
1000208a: 4a16 ldr r2, [pc, #88] @ (100020e4 <pll_init+0x118>)
|
|
1000208c: 4816 ldr r0, [pc, #88] @ (100020e8 <pll_init+0x11c>)
|
|
1000208e: 211c movs r1, #28
|
|
10002090: f000 f854 bl 1000213c <__assert_func>
|
|
10002094: 4b17 ldr r3, [pc, #92] @ (100020f4 <pll_init+0x128>)
|
|
10002096: 4a13 ldr r2, [pc, #76] @ (100020e4 <pll_init+0x118>)
|
|
10002098: 4813 ldr r0, [pc, #76] @ (100020e8 <pll_init+0x11c>)
|
|
1000209a: 2123 movs r1, #35 @ 0x23
|
|
1000209c: f000 f84e bl 1000213c <__assert_func>
|
|
100020a0: 6822 ldr r2, [r4, #0]
|
|
100020a2: 233f movs r3, #63 @ 0x3f
|
|
100020a4: 4013 ands r3, r2
|
|
100020a6: 42ab cmp r3, r5
|
|
100020a8: d1c3 bne.n 10002032 <pll_init+0x66>
|
|
100020aa: 68a3 ldr r3, [r4, #8]
|
|
100020ac: 051b lsls r3, r3, #20
|
|
100020ae: 0d1b lsrs r3, r3, #20
|
|
100020b0: 4283 cmp r3, r0
|
|
100020b2: d1be bne.n 10002032 <pll_init+0x66>
|
|
100020b4: 68e3 ldr r3, [r4, #12]
|
|
100020b6: 22ee movs r2, #238 @ 0xee
|
|
100020b8: 02d2 lsls r2, r2, #11
|
|
100020ba: 4013 ands r3, r2
|
|
100020bc: 42b3 cmp r3, r6
|
|
100020be: d1b8 bne.n 10002032 <pll_init+0x66>
|
|
100020c0: e7d3 b.n 1000206a <pll_init+0x9e>
|
|
100020c2: 2380 movs r3, #128 @ 0x80
|
|
100020c4: 019b lsls r3, r3, #6
|
|
100020c6: e7b9 b.n 1000203c <pll_init+0x70>
|
|
100020c8: d34be880 .word 0xd34be880
|
|
100020cc: 32a9f880 .word 0x32a9f880
|
|
100020d0: 4002c000 .word 0x4002c000
|
|
100020d4: 4000e000 .word 0x4000e000
|
|
100020d8: 4000f000 .word 0x4000f000
|
|
100020dc: 4000c000 .word 0x4000c000
|
|
100020e0: 100052f8 .word 0x100052f8
|
|
100020e4: 10005424 .word 0x10005424
|
|
100020e8: 10005358 .word 0x10005358
|
|
100020ec: 100053a0 .word 0x100053a0
|
|
100020f0: 100053bc .word 0x100053bc
|
|
100020f4: 10005408 .word 0x10005408
|
|
|
|
100020f8 <watchdog_start_tick>:
|
|
100020f8: 2380 movs r3, #128 @ 0x80
|
|
100020fa: 009b lsls r3, r3, #2
|
|
100020fc: 4303 orrs r3, r0
|
|
100020fe: 4a01 ldr r2, [pc, #4] @ (10002104 <watchdog_start_tick+0xc>)
|
|
10002100: 62d3 str r3, [r2, #44] @ 0x2c
|
|
10002102: 4770 bx lr
|
|
10002104: 40058000 .word 0x40058000
|
|
|
|
10002108 <xosc_init>:
|
|
10002108: 4b06 ldr r3, [pc, #24] @ (10002124 <xosc_init+0x1c>)
|
|
1000210a: 22aa movs r2, #170 @ 0xaa
|
|
1000210c: 0112 lsls r2, r2, #4
|
|
1000210e: 601a str r2, [r3, #0]
|
|
10002110: 222f movs r2, #47 @ 0x2f
|
|
10002112: 60da str r2, [r3, #12]
|
|
10002114: 4b04 ldr r3, [pc, #16] @ (10002128 <xosc_init+0x20>)
|
|
10002116: 4a05 ldr r2, [pc, #20] @ (1000212c <xosc_init+0x24>)
|
|
10002118: 601a str r2, [r3, #0]
|
|
1000211a: 4b02 ldr r3, [pc, #8] @ (10002124 <xosc_init+0x1c>)
|
|
1000211c: 685b ldr r3, [r3, #4]
|
|
1000211e: 2b00 cmp r3, #0
|
|
10002120: dafb bge.n 1000211a <xosc_init+0x12>
|
|
10002122: 4770 bx lr
|
|
10002124: 40024000 .word 0x40024000
|
|
10002128: 40026000 .word 0x40026000
|
|
1000212c: 00fab000 .word 0x00fab000
|
|
|
|
10002130 <_exit>:
|
|
10002130: be00 bkpt 0x0000
|
|
10002132: e7fd b.n 10002130 <_exit>
|
|
|
|
10002134 <exit>:
|
|
10002134: b510 push {r4, lr}
|
|
10002136: f7ff fffb bl 10002130 <_exit>
|
|
...
|
|
|
|
1000213c <__assert_func>:
|
|
1000213c: b530 push {r4, r5, lr}
|
|
1000213e: b083 sub sp, #12
|
|
10002140: 000d movs r5, r1
|
|
10002142: 0019 movs r1, r3
|
|
10002144: 2a00 cmp r2, #0
|
|
10002146: d00b beq.n 10002160 <__assert_func+0x24>
|
|
10002148: 4b07 ldr r3, [pc, #28] @ (10002168 <__assert_func+0x2c>)
|
|
1000214a: 4c08 ldr r4, [pc, #32] @ (1000216c <__assert_func+0x30>)
|
|
1000214c: 9201 str r2, [sp, #4]
|
|
1000214e: 9300 str r3, [sp, #0]
|
|
10002150: 002b movs r3, r5
|
|
10002152: 0002 movs r2, r0
|
|
10002154: 0020 movs r0, r4
|
|
10002156: f002 fa61 bl 1000461c <__wrap_printf>
|
|
1000215a: 2001 movs r0, #1
|
|
1000215c: f7ff ffe8 bl 10002130 <_exit>
|
|
10002160: 4b03 ldr r3, [pc, #12] @ (10002170 <__assert_func+0x34>)
|
|
10002162: 001a movs r2, r3
|
|
10002164: e7f1 b.n 1000214a <__assert_func+0xe>
|
|
10002166: 46c0 nop @ (mov r8, r8)
|
|
10002168: 10005430 .word 0x10005430
|
|
1000216c: 10005440 .word 0x10005440
|
|
10002170: 1000543c .word 0x1000543c
|
|
|
|
10002174 <runtime_init>:
|
|
10002174: b570 push {r4, r5, r6, lr}
|
|
10002176: 4b2b ldr r3, [pc, #172] @ (10002224 <runtime_init+0xb0>)
|
|
10002178: 4a2b ldr r2, [pc, #172] @ (10002228 <runtime_init+0xb4>)
|
|
1000217a: 601a str r2, [r3, #0]
|
|
1000217c: 4b2b ldr r3, [pc, #172] @ (1000222c <runtime_init+0xb8>)
|
|
1000217e: 4a2c ldr r2, [pc, #176] @ (10002230 <runtime_init+0xbc>)
|
|
10002180: 601a str r2, [r3, #0]
|
|
10002182: 4b2c ldr r3, [pc, #176] @ (10002234 <runtime_init+0xc0>)
|
|
10002184: 689a ldr r2, [r3, #8]
|
|
10002186: 4b2a ldr r3, [pc, #168] @ (10002230 <runtime_init+0xbc>)
|
|
10002188: 4393 bics r3, r2
|
|
1000218a: d1fa bne.n 10002182 <runtime_init+0xe>
|
|
1000218c: 4c2a ldr r4, [pc, #168] @ (10002238 <runtime_init+0xc4>)
|
|
1000218e: e001 b.n 10002194 <runtime_init+0x20>
|
|
10002190: cc08 ldmia r4!, {r3}
|
|
10002192: 4798 blx r3
|
|
10002194: 4b29 ldr r3, [pc, #164] @ (1000223c <runtime_init+0xc8>)
|
|
10002196: 429c cmp r4, r3
|
|
10002198: d3fa bcc.n 10002190 <runtime_init+0x1c>
|
|
1000219a: f7ff fe91 bl 10001ec0 <clocks_init>
|
|
1000219e: 4b23 ldr r3, [pc, #140] @ (1000222c <runtime_init+0xb8>)
|
|
100021a0: 4a27 ldr r2, [pc, #156] @ (10002240 <runtime_init+0xcc>)
|
|
100021a2: 601a str r2, [r3, #0]
|
|
100021a4: 4b23 ldr r3, [pc, #140] @ (10002234 <runtime_init+0xc0>)
|
|
100021a6: 689b ldr r3, [r3, #8]
|
|
100021a8: 43db mvns r3, r3
|
|
100021aa: 01db lsls r3, r3, #7
|
|
100021ac: d1fa bne.n 100021a4 <runtime_init+0x30>
|
|
100021ae: 4b25 ldr r3, [pc, #148] @ (10002244 <runtime_init+0xd0>)
|
|
100021b0: 2240 movs r2, #64 @ 0x40
|
|
100021b2: 679a str r2, [r3, #120] @ 0x78
|
|
100021b4: 675a str r2, [r3, #116] @ 0x74
|
|
100021b6: 671a str r2, [r3, #112] @ 0x70
|
|
100021b8: 66da str r2, [r3, #108] @ 0x6c
|
|
100021ba: 4c23 ldr r4, [pc, #140] @ (10002248 <runtime_init+0xd4>)
|
|
100021bc: e009 b.n 100021d2 <runtime_init+0x5e>
|
|
100021be: 4b23 ldr r3, [pc, #140] @ (1000224c <runtime_init+0xd8>)
|
|
100021c0: 4a23 ldr r2, [pc, #140] @ (10002250 <runtime_init+0xdc>)
|
|
100021c2: 4824 ldr r0, [pc, #144] @ (10002254 <runtime_init+0xe0>)
|
|
100021c4: 2186 movs r1, #134 @ 0x86
|
|
100021c6: f7ff ffb9 bl 1000213c <__assert_func>
|
|
100021ca: 0020 movs r0, r4
|
|
100021cc: f7fe fdc0 bl 10000d50 <mutex_init>
|
|
100021d0: 3408 adds r4, #8
|
|
100021d2: 4b21 ldr r3, [pc, #132] @ (10002258 <runtime_init+0xe4>)
|
|
100021d4: 429c cmp r4, r3
|
|
100021d6: d209 bcs.n 100021ec <runtime_init+0x78>
|
|
100021d8: 6823 ldr r3, [r4, #0]
|
|
100021da: 2b00 cmp r3, #0
|
|
100021dc: d0f5 beq.n 100021ca <runtime_init+0x56>
|
|
100021de: 2b01 cmp r3, #1
|
|
100021e0: d1ed bne.n 100021be <runtime_init+0x4a>
|
|
100021e2: 0020 movs r0, r4
|
|
100021e4: f7fe fdc1 bl 10000d6a <recursive_mutex_init>
|
|
100021e8: 3408 adds r4, #8
|
|
100021ea: e7f2 b.n 100021d2 <runtime_init+0x5e>
|
|
100021ec: 4d1b ldr r5, [pc, #108] @ (1000225c <runtime_init+0xe8>)
|
|
100021ee: 68a9 ldr r1, [r5, #8]
|
|
100021f0: 4c1b ldr r4, [pc, #108] @ (10002260 <runtime_init+0xec>)
|
|
100021f2: 22c0 movs r2, #192 @ 0xc0
|
|
100021f4: 0020 movs r0, r4
|
|
100021f6: f002 f881 bl 100042fc <__wrap___aeabi_memcpy>
|
|
100021fa: 60ac str r4, [r5, #8]
|
|
100021fc: f3ef 8305 mrs r3, IPSR
|
|
10002200: 2b00 cmp r3, #0
|
|
10002202: d000 beq.n 10002206 <runtime_init+0x92>
|
|
10002204: be00 bkpt 0x0000
|
|
10002206: f7fe fb6d bl 100008e4 <spin_locks_reset>
|
|
1000220a: f7fe fd8b bl 10000d24 <irq_init_priorities>
|
|
1000220e: f7ff f8d1 bl 100013b4 <alarm_pool_init_default>
|
|
10002212: 4c14 ldr r4, [pc, #80] @ (10002264 <runtime_init+0xf0>)
|
|
10002214: e001 b.n 1000221a <runtime_init+0xa6>
|
|
10002216: cc08 ldmia r4!, {r3}
|
|
10002218: 4798 blx r3
|
|
1000221a: 4b13 ldr r3, [pc, #76] @ (10002268 <runtime_init+0xf4>)
|
|
1000221c: 429c cmp r4, r3
|
|
1000221e: d3fa bcc.n 10002216 <runtime_init+0xa2>
|
|
10002220: bd70 pop {r4, r5, r6, pc}
|
|
10002222: 46c0 nop @ (mov r8, r8)
|
|
10002224: 4000e000 .word 0x4000e000
|
|
10002228: fefbcdbf .word 0xfefbcdbf
|
|
1000222c: 4000f000 .word 0x4000f000
|
|
10002230: 003c7ffe .word 0x003c7ffe
|
|
10002234: 4000c000 .word 0x4000c000
|
|
10002238: 20000370 .word 0x20000370
|
|
1000223c: 20000380 .word 0x20000380
|
|
10002240: 01ffffff .word 0x01ffffff
|
|
10002244: 4001f000 .word 0x4001f000
|
|
10002248: 20000368 .word 0x20000368
|
|
1000224c: 10005470 .word 0x10005470
|
|
10002250: 100054f0 .word 0x100054f0
|
|
10002254: 10005490 .word 0x10005490
|
|
10002258: 20000370 .word 0x20000370
|
|
1000225c: e000ed00 .word 0xe000ed00
|
|
10002260: 20000000 .word 0x20000000
|
|
10002264: 20000380 .word 0x20000380
|
|
10002268: 20000384 .word 0x20000384
|
|
|
|
1000226c <panic>:
|
|
1000226c: b40f push {r0, r1, r2, r3}
|
|
1000226e: b500 push {lr}
|
|
10002270: b083 sub sp, #12
|
|
10002272: 4808 ldr r0, [pc, #32] @ (10002294 <panic+0x28>)
|
|
10002274: f002 f9a2 bl 100045bc <__wrap_puts>
|
|
10002278: 9b04 ldr r3, [sp, #16]
|
|
1000227a: 2b00 cmp r3, #0
|
|
1000227c: d007 beq.n 1000228e <panic+0x22>
|
|
1000227e: a905 add r1, sp, #20
|
|
10002280: 9101 str r1, [sp, #4]
|
|
10002282: 0018 movs r0, r3
|
|
10002284: f002 f9aa bl 100045dc <__wrap_vprintf>
|
|
10002288: 4803 ldr r0, [pc, #12] @ (10002298 <panic+0x2c>)
|
|
1000228a: f002 f997 bl 100045bc <__wrap_puts>
|
|
1000228e: 2001 movs r0, #1
|
|
10002290: f7ff ff4e bl 10002130 <_exit>
|
|
10002294: 100054dc .word 0x100054dc
|
|
10002298: 100054ec .word 0x100054ec
|
|
|
|
1000229c <_out_null>:
|
|
1000229c: 4770 bx lr
|
|
|
|
1000229e <_out_fct>:
|
|
1000229e: b510 push {r4, lr}
|
|
100022a0: 2800 cmp r0, #0
|
|
100022a2: d002 beq.n 100022aa <_out_fct+0xc>
|
|
100022a4: 680b ldr r3, [r1, #0]
|
|
100022a6: 6849 ldr r1, [r1, #4]
|
|
100022a8: 4798 blx r3
|
|
100022aa: bd10 pop {r4, pc}
|
|
|
|
100022ac <_atoi>:
|
|
100022ac: 0001 movs r1, r0
|
|
100022ae: 2000 movs r0, #0
|
|
100022b0: e007 b.n 100022c2 <_atoi+0x16>
|
|
100022b2: 0083 lsls r3, r0, #2
|
|
100022b4: 181b adds r3, r3, r0
|
|
100022b6: 005b lsls r3, r3, #1
|
|
100022b8: 1c50 adds r0, r2, #1
|
|
100022ba: 6008 str r0, [r1, #0]
|
|
100022bc: 7810 ldrb r0, [r2, #0]
|
|
100022be: 18c0 adds r0, r0, r3
|
|
100022c0: 3830 subs r0, #48 @ 0x30
|
|
100022c2: 680a ldr r2, [r1, #0]
|
|
100022c4: 7813 ldrb r3, [r2, #0]
|
|
100022c6: 3b30 subs r3, #48 @ 0x30
|
|
100022c8: b2db uxtb r3, r3
|
|
100022ca: 2b09 cmp r3, #9
|
|
100022cc: d9f1 bls.n 100022b2 <_atoi+0x6>
|
|
100022ce: 4770 bx lr
|
|
|
|
100022d0 <_out_rev>:
|
|
100022d0: b5f0 push {r4, r5, r6, r7, lr}
|
|
100022d2: 46de mov lr, fp
|
|
100022d4: 4657 mov r7, sl
|
|
100022d6: 464e mov r6, r9
|
|
100022d8: 4645 mov r5, r8
|
|
100022da: b5e0 push {r5, r6, r7, lr}
|
|
100022dc: b083 sub sp, #12
|
|
100022de: 4693 mov fp, r2
|
|
100022e0: 001f movs r7, r3
|
|
100022e2: 9b0c ldr r3, [sp, #48] @ 0x30
|
|
100022e4: 469a mov sl, r3
|
|
100022e6: 9c0d ldr r4, [sp, #52] @ 0x34
|
|
100022e8: 9b0e ldr r3, [sp, #56] @ 0x38
|
|
100022ea: 4699 mov r9, r3
|
|
100022ec: 9b0f ldr r3, [sp, #60] @ 0x3c
|
|
100022ee: 079b lsls r3, r3, #30
|
|
100022f0: d003 beq.n 100022fa <_out_rev+0x2a>
|
|
100022f2: 46b8 mov r8, r7
|
|
100022f4: 000f movs r7, r1
|
|
100022f6: 0006 movs r6, r0
|
|
100022f8: e022 b.n 10002340 <_out_rev+0x70>
|
|
100022fa: 9201 str r2, [sp, #4]
|
|
100022fc: 46a3 mov fp, r4
|
|
100022fe: 4688 mov r8, r1
|
|
10002300: 464e mov r6, r9
|
|
10002302: 46b9 mov r9, r7
|
|
10002304: 0007 movs r7, r0
|
|
10002306: 42b4 cmp r4, r6
|
|
10002308: d207 bcs.n 1000231a <_out_rev+0x4a>
|
|
1000230a: 1c55 adds r5, r2, #1
|
|
1000230c: 464b mov r3, r9
|
|
1000230e: 4641 mov r1, r8
|
|
10002310: 2020 movs r0, #32
|
|
10002312: 47b8 blx r7
|
|
10002314: 3401 adds r4, #1
|
|
10002316: 002a movs r2, r5
|
|
10002318: e7f5 b.n 10002306 <_out_rev+0x36>
|
|
1000231a: 003d movs r5, r7
|
|
1000231c: 464f mov r7, r9
|
|
1000231e: 465c mov r4, fp
|
|
10002320: 9b01 ldr r3, [sp, #4]
|
|
10002322: 469b mov fp, r3
|
|
10002324: 46b1 mov r9, r6
|
|
10002326: 4646 mov r6, r8
|
|
10002328: 46b8 mov r8, r7
|
|
1000232a: 0037 movs r7, r6
|
|
1000232c: 002e movs r6, r5
|
|
1000232e: e007 b.n 10002340 <_out_rev+0x70>
|
|
10002330: 3c01 subs r4, #1
|
|
10002332: 1c55 adds r5, r2, #1
|
|
10002334: 4653 mov r3, sl
|
|
10002336: 5d18 ldrb r0, [r3, r4]
|
|
10002338: 4643 mov r3, r8
|
|
1000233a: 0039 movs r1, r7
|
|
1000233c: 47b0 blx r6
|
|
1000233e: 002a movs r2, r5
|
|
10002340: 2c00 cmp r4, #0
|
|
10002342: d1f5 bne.n 10002330 <_out_rev+0x60>
|
|
10002344: 0035 movs r5, r6
|
|
10002346: 003e movs r6, r7
|
|
10002348: 4647 mov r7, r8
|
|
1000234a: 9b0f ldr r3, [sp, #60] @ 0x3c
|
|
1000234c: 079b lsls r3, r3, #30
|
|
1000234e: d407 bmi.n 10002360 <_out_rev+0x90>
|
|
10002350: 0010 movs r0, r2
|
|
10002352: b003 add sp, #12
|
|
10002354: bcf0 pop {r4, r5, r6, r7}
|
|
10002356: 46bb mov fp, r7
|
|
10002358: 46b2 mov sl, r6
|
|
1000235a: 46a9 mov r9, r5
|
|
1000235c: 46a0 mov r8, r4
|
|
1000235e: bdf0 pop {r4, r5, r6, r7, pc}
|
|
10002360: 46b0 mov r8, r6
|
|
10002362: 464e mov r6, r9
|
|
10002364: 46b9 mov r9, r7
|
|
10002366: 002f movs r7, r5
|
|
10002368: 465d mov r5, fp
|
|
1000236a: 1b53 subs r3, r2, r5
|
|
1000236c: 42b3 cmp r3, r6
|
|
1000236e: d2ef bcs.n 10002350 <_out_rev+0x80>
|
|
10002370: 1c54 adds r4, r2, #1
|
|
10002372: 464b mov r3, r9
|
|
10002374: 4641 mov r1, r8
|
|
10002376: 2020 movs r0, #32
|
|
10002378: 47b8 blx r7
|
|
1000237a: 0022 movs r2, r4
|
|
1000237c: e7f5 b.n 1000236a <_out_rev+0x9a>
|
|
|
|
1000237e <_ntoa_format>:
|
|
1000237e: b5f0 push {r4, r5, r6, r7, lr}
|
|
10002380: 46ce mov lr, r9
|
|
10002382: 4647 mov r7, r8
|
|
10002384: b580 push {r7, lr}
|
|
10002386: b085 sub sp, #20
|
|
10002388: 4694 mov ip, r2
|
|
1000238a: 4698 mov r8, r3
|
|
1000238c: 9d0c ldr r5, [sp, #48] @ 0x30
|
|
1000238e: 9c0d ldr r4, [sp, #52] @ 0x34
|
|
10002390: ab0e add r3, sp, #56 @ 0x38
|
|
10002392: 781b ldrb r3, [r3, #0]
|
|
10002394: 4699 mov r9, r3
|
|
10002396: 9a10 ldr r2, [sp, #64] @ 0x40
|
|
10002398: 9b11 ldr r3, [sp, #68] @ 0x44
|
|
1000239a: 9e12 ldr r6, [sp, #72] @ 0x48
|
|
1000239c: 07b7 lsls r7, r6, #30
|
|
1000239e: d41c bmi.n 100023da <_ntoa_format+0x5c>
|
|
100023a0: 2b00 cmp r3, #0
|
|
100023a2: d00c beq.n 100023be <_ntoa_format+0x40>
|
|
100023a4: 07f7 lsls r7, r6, #31
|
|
100023a6: d50a bpl.n 100023be <_ntoa_format+0x40>
|
|
100023a8: 464f mov r7, r9
|
|
100023aa: 2f00 cmp r7, #0
|
|
100023ac: d102 bne.n 100023b4 <_ntoa_format+0x36>
|
|
100023ae: 370c adds r7, #12
|
|
100023b0: 4237 tst r7, r6
|
|
100023b2: d004 beq.n 100023be <_ntoa_format+0x40>
|
|
100023b4: 3b01 subs r3, #1
|
|
100023b6: e002 b.n 100023be <_ntoa_format+0x40>
|
|
100023b8: 2730 movs r7, #48 @ 0x30
|
|
100023ba: 552f strb r7, [r5, r4]
|
|
100023bc: 3401 adds r4, #1
|
|
100023be: 4294 cmp r4, r2
|
|
100023c0: d201 bcs.n 100023c6 <_ntoa_format+0x48>
|
|
100023c2: 2c1f cmp r4, #31
|
|
100023c4: d9f8 bls.n 100023b8 <_ntoa_format+0x3a>
|
|
100023c6: 07f7 lsls r7, r6, #31
|
|
100023c8: d507 bpl.n 100023da <_ntoa_format+0x5c>
|
|
100023ca: 429c cmp r4, r3
|
|
100023cc: d205 bcs.n 100023da <_ntoa_format+0x5c>
|
|
100023ce: 2c1f cmp r4, #31
|
|
100023d0: d803 bhi.n 100023da <_ntoa_format+0x5c>
|
|
100023d2: 2730 movs r7, #48 @ 0x30
|
|
100023d4: 552f strb r7, [r5, r4]
|
|
100023d6: 3401 adds r4, #1
|
|
100023d8: e7f5 b.n 100023c6 <_ntoa_format+0x48>
|
|
100023da: 06f7 lsls r7, r6, #27
|
|
100023dc: d512 bpl.n 10002404 <_ntoa_format+0x86>
|
|
100023de: 0577 lsls r7, r6, #21
|
|
100023e0: d405 bmi.n 100023ee <_ntoa_format+0x70>
|
|
100023e2: 2c00 cmp r4, #0
|
|
100023e4: d003 beq.n 100023ee <_ntoa_format+0x70>
|
|
100023e6: 4294 cmp r4, r2
|
|
100023e8: d021 beq.n 1000242e <_ntoa_format+0xb0>
|
|
100023ea: 429c cmp r4, r3
|
|
100023ec: d01f beq.n 1000242e <_ntoa_format+0xb0>
|
|
100023ee: 9a0f ldr r2, [sp, #60] @ 0x3c
|
|
100023f0: 2a10 cmp r2, #16
|
|
100023f2: d032 beq.n 1000245a <_ntoa_format+0xdc>
|
|
100023f4: 9a0f ldr r2, [sp, #60] @ 0x3c
|
|
100023f6: 2a02 cmp r2, #2
|
|
100023f8: d037 beq.n 1000246a <_ntoa_format+0xec>
|
|
100023fa: 2c1f cmp r4, #31
|
|
100023fc: d80a bhi.n 10002414 <_ntoa_format+0x96>
|
|
100023fe: 2230 movs r2, #48 @ 0x30
|
|
10002400: 552a strb r2, [r5, r4]
|
|
10002402: 3401 adds r4, #1
|
|
10002404: 2c1f cmp r4, #31
|
|
10002406: d805 bhi.n 10002414 <_ntoa_format+0x96>
|
|
10002408: 464a mov r2, r9
|
|
1000240a: 2a00 cmp r2, #0
|
|
1000240c: d033 beq.n 10002476 <_ntoa_format+0xf8>
|
|
1000240e: 222d movs r2, #45 @ 0x2d
|
|
10002410: 552a strb r2, [r5, r4]
|
|
10002412: 3401 adds r4, #1
|
|
10002414: 9603 str r6, [sp, #12]
|
|
10002416: 9302 str r3, [sp, #8]
|
|
10002418: 9401 str r4, [sp, #4]
|
|
1000241a: 9500 str r5, [sp, #0]
|
|
1000241c: 4643 mov r3, r8
|
|
1000241e: 4662 mov r2, ip
|
|
10002420: f7ff ff56 bl 100022d0 <_out_rev>
|
|
10002424: b005 add sp, #20
|
|
10002426: bcc0 pop {r6, r7}
|
|
10002428: 46b9 mov r9, r7
|
|
1000242a: 46b0 mov r8, r6
|
|
1000242c: bdf0 pop {r4, r5, r6, r7, pc}
|
|
1000242e: 1e62 subs r2, r4, #1
|
|
10002430: 2c01 cmp r4, #1
|
|
10002432: d010 beq.n 10002456 <_ntoa_format+0xd8>
|
|
10002434: 9f0f ldr r7, [sp, #60] @ 0x3c
|
|
10002436: 2f10 cmp r7, #16
|
|
10002438: d00b beq.n 10002452 <_ntoa_format+0xd4>
|
|
1000243a: 0014 movs r4, r2
|
|
1000243c: 9a0f ldr r2, [sp, #60] @ 0x3c
|
|
1000243e: 2a10 cmp r2, #16
|
|
10002440: d1d8 bne.n 100023f4 <_ntoa_format+0x76>
|
|
10002442: 06b2 lsls r2, r6, #26
|
|
10002444: d5d6 bpl.n 100023f4 <_ntoa_format+0x76>
|
|
10002446: 2c1f cmp r4, #31
|
|
10002448: d8d4 bhi.n 100023f4 <_ntoa_format+0x76>
|
|
1000244a: 2258 movs r2, #88 @ 0x58
|
|
1000244c: 552a strb r2, [r5, r4]
|
|
1000244e: 3401 adds r4, #1
|
|
10002450: e7d3 b.n 100023fa <_ntoa_format+0x7c>
|
|
10002452: 3c02 subs r4, #2
|
|
10002454: e7cb b.n 100023ee <_ntoa_format+0x70>
|
|
10002456: 0014 movs r4, r2
|
|
10002458: e7c9 b.n 100023ee <_ntoa_format+0x70>
|
|
1000245a: 06b2 lsls r2, r6, #26
|
|
1000245c: d4ee bmi.n 1000243c <_ntoa_format+0xbe>
|
|
1000245e: 2c1f cmp r4, #31
|
|
10002460: d8ec bhi.n 1000243c <_ntoa_format+0xbe>
|
|
10002462: 2278 movs r2, #120 @ 0x78
|
|
10002464: 552a strb r2, [r5, r4]
|
|
10002466: 3401 adds r4, #1
|
|
10002468: e7c7 b.n 100023fa <_ntoa_format+0x7c>
|
|
1000246a: 2c1f cmp r4, #31
|
|
1000246c: d8d2 bhi.n 10002414 <_ntoa_format+0x96>
|
|
1000246e: 3260 adds r2, #96 @ 0x60
|
|
10002470: 552a strb r2, [r5, r4]
|
|
10002472: 3401 adds r4, #1
|
|
10002474: e7c1 b.n 100023fa <_ntoa_format+0x7c>
|
|
10002476: 0772 lsls r2, r6, #29
|
|
10002478: d503 bpl.n 10002482 <_ntoa_format+0x104>
|
|
1000247a: 222b movs r2, #43 @ 0x2b
|
|
1000247c: 552a strb r2, [r5, r4]
|
|
1000247e: 3401 adds r4, #1
|
|
10002480: e7c8 b.n 10002414 <_ntoa_format+0x96>
|
|
10002482: 0732 lsls r2, r6, #28
|
|
10002484: d5c6 bpl.n 10002414 <_ntoa_format+0x96>
|
|
10002486: 2220 movs r2, #32
|
|
10002488: 552a strb r2, [r5, r4]
|
|
1000248a: 3401 adds r4, #1
|
|
1000248c: e7c2 b.n 10002414 <_ntoa_format+0x96>
|
|
|
|
1000248e <_ntoa_long>:
|
|
1000248e: b5f0 push {r4, r5, r6, r7, lr}
|
|
10002490: 46de mov lr, fp
|
|
10002492: 4657 mov r7, sl
|
|
10002494: 464e mov r6, r9
|
|
10002496: 4645 mov r5, r8
|
|
10002498: b5e0 push {r5, r6, r7, lr}
|
|
1000249a: b093 sub sp, #76 @ 0x4c
|
|
1000249c: 4681 mov r9, r0
|
|
1000249e: 468a mov sl, r1
|
|
100024a0: 9208 str r2, [sp, #32]
|
|
100024a2: 9309 str r3, [sp, #36] @ 0x24
|
|
100024a4: ab1c add r3, sp, #112 @ 0x70
|
|
100024a6: cb10 ldmia r3!, {r4}
|
|
100024a8: 781b ldrb r3, [r3, #0]
|
|
100024aa: 469b mov fp, r3
|
|
100024ac: 9d1e ldr r5, [sp, #120] @ 0x78
|
|
100024ae: 9b21 ldr r3, [sp, #132] @ 0x84
|
|
100024b0: 4698 mov r8, r3
|
|
100024b2: 2c00 cmp r4, #0
|
|
100024b4: d103 bne.n 100024be <_ntoa_long+0x30>
|
|
100024b6: 2310 movs r3, #16
|
|
100024b8: 4642 mov r2, r8
|
|
100024ba: 439a bics r2, r3
|
|
100024bc: 4690 mov r8, r2
|
|
100024be: 2380 movs r3, #128 @ 0x80
|
|
100024c0: 00db lsls r3, r3, #3
|
|
100024c2: 4646 mov r6, r8
|
|
100024c4: 401e ands r6, r3
|
|
100024c6: 4642 mov r2, r8
|
|
100024c8: 421a tst r2, r3
|
|
100024ca: d012 beq.n 100024f2 <_ntoa_long+0x64>
|
|
100024cc: 2c00 cmp r4, #0
|
|
100024ce: d022 beq.n 10002516 <_ntoa_long+0x88>
|
|
100024d0: 2600 movs r6, #0
|
|
100024d2: e00e b.n 100024f2 <_ntoa_long+0x64>
|
|
100024d4: 3330 adds r3, #48 @ 0x30
|
|
100024d6: b2d9 uxtb r1, r3
|
|
100024d8: 1c77 adds r7, r6, #1
|
|
100024da: ab0a add r3, sp, #40 @ 0x28
|
|
100024dc: 5599 strb r1, [r3, r6]
|
|
100024de: 0029 movs r1, r5
|
|
100024e0: 0020 movs r0, r4
|
|
100024e2: f001 f813 bl 1000350c <__wrap___aeabi_uidiv>
|
|
100024e6: 42ac cmp r4, r5
|
|
100024e8: d316 bcc.n 10002518 <_ntoa_long+0x8a>
|
|
100024ea: 2f1f cmp r7, #31
|
|
100024ec: d814 bhi.n 10002518 <_ntoa_long+0x8a>
|
|
100024ee: 003e movs r6, r7
|
|
100024f0: 0004 movs r4, r0
|
|
100024f2: 0029 movs r1, r5
|
|
100024f4: 0020 movs r0, r4
|
|
100024f6: f001 f809 bl 1000350c <__wrap___aeabi_uidiv>
|
|
100024fa: b2cb uxtb r3, r1
|
|
100024fc: 2b09 cmp r3, #9
|
|
100024fe: d9e9 bls.n 100024d4 <_ntoa_long+0x46>
|
|
10002500: 4642 mov r2, r8
|
|
10002502: 0692 lsls r2, r2, #26
|
|
10002504: d505 bpl.n 10002512 <_ntoa_long+0x84>
|
|
10002506: 2141 movs r1, #65 @ 0x41
|
|
10002508: 18c9 adds r1, r1, r3
|
|
1000250a: b2c9 uxtb r1, r1
|
|
1000250c: 390a subs r1, #10
|
|
1000250e: b2c9 uxtb r1, r1
|
|
10002510: e7e2 b.n 100024d8 <_ntoa_long+0x4a>
|
|
10002512: 2161 movs r1, #97 @ 0x61
|
|
10002514: e7f8 b.n 10002508 <_ntoa_long+0x7a>
|
|
10002516: 0027 movs r7, r4
|
|
10002518: 4643 mov r3, r8
|
|
1000251a: 9306 str r3, [sp, #24]
|
|
1000251c: 9b20 ldr r3, [sp, #128] @ 0x80
|
|
1000251e: 9305 str r3, [sp, #20]
|
|
10002520: 9b1f ldr r3, [sp, #124] @ 0x7c
|
|
10002522: 9304 str r3, [sp, #16]
|
|
10002524: 9503 str r5, [sp, #12]
|
|
10002526: 465b mov r3, fp
|
|
10002528: 9302 str r3, [sp, #8]
|
|
1000252a: 9701 str r7, [sp, #4]
|
|
1000252c: ab0a add r3, sp, #40 @ 0x28
|
|
1000252e: 9300 str r3, [sp, #0]
|
|
10002530: 9b09 ldr r3, [sp, #36] @ 0x24
|
|
10002532: 9a08 ldr r2, [sp, #32]
|
|
10002534: 4651 mov r1, sl
|
|
10002536: 4648 mov r0, r9
|
|
10002538: f7ff ff21 bl 1000237e <_ntoa_format>
|
|
1000253c: b013 add sp, #76 @ 0x4c
|
|
1000253e: bcf0 pop {r4, r5, r6, r7}
|
|
10002540: 46bb mov fp, r7
|
|
10002542: 46b2 mov sl, r6
|
|
10002544: 46a9 mov r9, r5
|
|
10002546: 46a0 mov r8, r4
|
|
10002548: bdf0 pop {r4, r5, r6, r7, pc}
|
|
|
|
1000254a <_ntoa_long_long>:
|
|
1000254a: b5f0 push {r4, r5, r6, r7, lr}
|
|
1000254c: 46de mov lr, fp
|
|
1000254e: 4657 mov r7, sl
|
|
10002550: 464e mov r6, r9
|
|
10002552: 4645 mov r5, r8
|
|
10002554: b5e0 push {r5, r6, r7, lr}
|
|
10002556: b097 sub sp, #92 @ 0x5c
|
|
10002558: 900a str r0, [sp, #40] @ 0x28
|
|
1000255a: 910b str r1, [sp, #44] @ 0x2c
|
|
1000255c: 920c str r2, [sp, #48] @ 0x30
|
|
1000255e: 469a mov sl, r3
|
|
10002560: 9b20 ldr r3, [sp, #128] @ 0x80
|
|
10002562: 4699 mov r9, r3
|
|
10002564: 9f21 ldr r7, [sp, #132] @ 0x84
|
|
10002566: aa22 add r2, sp, #136 @ 0x88
|
|
10002568: 7813 ldrb r3, [r2, #0]
|
|
1000256a: 469b mov fp, r3
|
|
1000256c: 9b24 ldr r3, [sp, #144] @ 0x90
|
|
1000256e: 9309 str r3, [sp, #36] @ 0x24
|
|
10002570: 9c25 ldr r4, [sp, #148] @ 0x94
|
|
10002572: 9b28 ldr r3, [sp, #160] @ 0xa0
|
|
10002574: 4698 mov r8, r3
|
|
10002576: 464a mov r2, r9
|
|
10002578: 433a orrs r2, r7
|
|
1000257a: d102 bne.n 10002582 <_ntoa_long_long+0x38>
|
|
1000257c: 3210 adds r2, #16
|
|
1000257e: 4393 bics r3, r2
|
|
10002580: 4698 mov r8, r3
|
|
10002582: 2280 movs r2, #128 @ 0x80
|
|
10002584: 00d2 lsls r2, r2, #3
|
|
10002586: 4645 mov r5, r8
|
|
10002588: 4015 ands r5, r2
|
|
1000258a: 4643 mov r3, r8
|
|
1000258c: 4213 tst r3, r2
|
|
1000258e: d00a beq.n 100025a6 <_ntoa_long_long+0x5c>
|
|
10002590: 464a mov r2, r9
|
|
10002592: 433a orrs r2, r7
|
|
10002594: d041 beq.n 1000261a <_ntoa_long_long+0xd0>
|
|
10002596: 2500 movs r5, #0
|
|
10002598: 002e movs r6, r5
|
|
1000259a: 4653 mov r3, sl
|
|
1000259c: 930d str r3, [sp, #52] @ 0x34
|
|
1000259e: 464d mov r5, r9
|
|
100025a0: 9b09 ldr r3, [sp, #36] @ 0x24
|
|
100025a2: 469a mov sl, r3
|
|
100025a4: e01b b.n 100025de <_ntoa_long_long+0x94>
|
|
100025a6: 002e movs r6, r5
|
|
100025a8: 4653 mov r3, sl
|
|
100025aa: 930d str r3, [sp, #52] @ 0x34
|
|
100025ac: 464d mov r5, r9
|
|
100025ae: 9b09 ldr r3, [sp, #36] @ 0x24
|
|
100025b0: 469a mov sl, r3
|
|
100025b2: e014 b.n 100025de <_ntoa_long_long+0x94>
|
|
100025b4: 3330 adds r3, #48 @ 0x30
|
|
100025b6: b2da uxtb r2, r3
|
|
100025b8: 1c73 adds r3, r6, #1
|
|
100025ba: 4699 mov r9, r3
|
|
100025bc: ab0e add r3, sp, #56 @ 0x38
|
|
100025be: 559a strb r2, [r3, r6]
|
|
100025c0: 4652 mov r2, sl
|
|
100025c2: 0023 movs r3, r4
|
|
100025c4: 0028 movs r0, r5
|
|
100025c6: 0039 movs r1, r7
|
|
100025c8: f000 ffde bl 10003588 <__wrap___aeabi_uldivmod>
|
|
100025cc: 42bc cmp r4, r7
|
|
100025ce: d826 bhi.n 1000261e <_ntoa_long_long+0xd4>
|
|
100025d0: d019 beq.n 10002606 <_ntoa_long_long+0xbc>
|
|
100025d2: 464b mov r3, r9
|
|
100025d4: 2b1f cmp r3, #31
|
|
100025d6: d81c bhi.n 10002612 <_ntoa_long_long+0xc8>
|
|
100025d8: 464e mov r6, r9
|
|
100025da: 0005 movs r5, r0
|
|
100025dc: 000f movs r7, r1
|
|
100025de: 4652 mov r2, sl
|
|
100025e0: 0023 movs r3, r4
|
|
100025e2: 0028 movs r0, r5
|
|
100025e4: 0039 movs r1, r7
|
|
100025e6: f000 ffcf bl 10003588 <__wrap___aeabi_uldivmod>
|
|
100025ea: b2d3 uxtb r3, r2
|
|
100025ec: 2b09 cmp r3, #9
|
|
100025ee: d9e1 bls.n 100025b4 <_ntoa_long_long+0x6a>
|
|
100025f0: 4642 mov r2, r8
|
|
100025f2: 0692 lsls r2, r2, #26
|
|
100025f4: d505 bpl.n 10002602 <_ntoa_long_long+0xb8>
|
|
100025f6: 2241 movs r2, #65 @ 0x41
|
|
100025f8: 18d2 adds r2, r2, r3
|
|
100025fa: b2d2 uxtb r2, r2
|
|
100025fc: 3a0a subs r2, #10
|
|
100025fe: b2d2 uxtb r2, r2
|
|
10002600: e7da b.n 100025b8 <_ntoa_long_long+0x6e>
|
|
10002602: 2261 movs r2, #97 @ 0x61
|
|
10002604: e7f8 b.n 100025f8 <_ntoa_long_long+0xae>
|
|
10002606: 45aa cmp sl, r5
|
|
10002608: d9e3 bls.n 100025d2 <_ntoa_long_long+0x88>
|
|
1000260a: 464e mov r6, r9
|
|
1000260c: 9b0d ldr r3, [sp, #52] @ 0x34
|
|
1000260e: 469a mov sl, r3
|
|
10002610: e008 b.n 10002624 <_ntoa_long_long+0xda>
|
|
10002612: 464e mov r6, r9
|
|
10002614: 9b0d ldr r3, [sp, #52] @ 0x34
|
|
10002616: 469a mov sl, r3
|
|
10002618: e004 b.n 10002624 <_ntoa_long_long+0xda>
|
|
1000261a: 2600 movs r6, #0
|
|
1000261c: e002 b.n 10002624 <_ntoa_long_long+0xda>
|
|
1000261e: 464e mov r6, r9
|
|
10002620: 9b0d ldr r3, [sp, #52] @ 0x34
|
|
10002622: 469a mov sl, r3
|
|
10002624: 4643 mov r3, r8
|
|
10002626: 9306 str r3, [sp, #24]
|
|
10002628: 9b27 ldr r3, [sp, #156] @ 0x9c
|
|
1000262a: 9305 str r3, [sp, #20]
|
|
1000262c: 9b26 ldr r3, [sp, #152] @ 0x98
|
|
1000262e: 9304 str r3, [sp, #16]
|
|
10002630: 9b09 ldr r3, [sp, #36] @ 0x24
|
|
10002632: 9303 str r3, [sp, #12]
|
|
10002634: 465b mov r3, fp
|
|
10002636: 9302 str r3, [sp, #8]
|
|
10002638: 9601 str r6, [sp, #4]
|
|
1000263a: ab0e add r3, sp, #56 @ 0x38
|
|
1000263c: 9300 str r3, [sp, #0]
|
|
1000263e: 4653 mov r3, sl
|
|
10002640: 9a0c ldr r2, [sp, #48] @ 0x30
|
|
10002642: 990b ldr r1, [sp, #44] @ 0x2c
|
|
10002644: 980a ldr r0, [sp, #40] @ 0x28
|
|
10002646: f7ff fe9a bl 1000237e <_ntoa_format>
|
|
1000264a: b017 add sp, #92 @ 0x5c
|
|
1000264c: bcf0 pop {r4, r5, r6, r7}
|
|
1000264e: 46bb mov fp, r7
|
|
10002650: 46b2 mov sl, r6
|
|
10002652: 46a9 mov r9, r5
|
|
10002654: 46a0 mov r8, r4
|
|
10002656: bdf0 pop {r4, r5, r6, r7, pc}
|
|
|
|
10002658 <_etoa>:
|
|
10002658: b5f0 push {r4, r5, r6, r7, lr}
|
|
1000265a: 46de mov lr, fp
|
|
1000265c: 4657 mov r7, sl
|
|
1000265e: 464e mov r6, r9
|
|
10002660: 4645 mov r5, r8
|
|
10002662: b5e0 push {r5, r6, r7, lr}
|
|
10002664: b091 sub sp, #68 @ 0x44
|
|
10002666: 4680 mov r8, r0
|
|
10002668: 4689 mov r9, r1
|
|
1000266a: 920c str r2, [sp, #48] @ 0x30
|
|
1000266c: 469a mov sl, r3
|
|
1000266e: 9c1a ldr r4, [sp, #104] @ 0x68
|
|
10002670: 9d1b ldr r5, [sp, #108] @ 0x6c
|
|
10002672: 0022 movs r2, r4
|
|
10002674: 002b movs r3, r5
|
|
10002676: 0020 movs r0, r4
|
|
10002678: 0029 movs r1, r5
|
|
1000267a: f001 fa10 bl 10003a9e <__wrap___aeabi_dcmpun>
|
|
1000267e: 2800 cmp r0, #0
|
|
10002680: d000 beq.n 10002684 <_etoa+0x2c>
|
|
10002682: e0ec b.n 1000285e <_etoa+0x206>
|
|
10002684: 2201 movs r2, #1
|
|
10002686: 4252 negs r2, r2
|
|
10002688: 4bd4 ldr r3, [pc, #848] @ (100029dc <_etoa+0x384>)
|
|
1000268a: 0020 movs r0, r4
|
|
1000268c: 0029 movs r1, r5
|
|
1000268e: f001 fa01 bl 10003a94 <__wrap___aeabi_dcmpgt>
|
|
10002692: 2800 cmp r0, #0
|
|
10002694: d000 beq.n 10002698 <_etoa+0x40>
|
|
10002696: e0e2 b.n 1000285e <_etoa+0x206>
|
|
10002698: 2201 movs r2, #1
|
|
1000269a: 4252 negs r2, r2
|
|
1000269c: 4bd0 ldr r3, [pc, #832] @ (100029e0 <_etoa+0x388>)
|
|
1000269e: 0020 movs r0, r4
|
|
100026a0: 0029 movs r1, r5
|
|
100026a2: f001 f9e1 bl 10003a68 <__wrap___aeabi_dcmplt>
|
|
100026a6: 2800 cmp r0, #0
|
|
100026a8: d000 beq.n 100026ac <_etoa+0x54>
|
|
100026aa: e0d8 b.n 1000285e <_etoa+0x206>
|
|
100026ac: 2200 movs r2, #0
|
|
100026ae: 2300 movs r3, #0
|
|
100026b0: 0020 movs r0, r4
|
|
100026b2: 0029 movs r1, r5
|
|
100026b4: f001 f9d8 bl 10003a68 <__wrap___aeabi_dcmplt>
|
|
100026b8: 2800 cmp r0, #0
|
|
100026ba: d000 beq.n 100026be <_etoa+0x66>
|
|
100026bc: e0e4 b.n 10002888 <_etoa+0x230>
|
|
100026be: 9406 str r4, [sp, #24]
|
|
100026c0: 9507 str r5, [sp, #28]
|
|
100026c2: 2380 movs r3, #128 @ 0x80
|
|
100026c4: 00db lsls r3, r3, #3
|
|
100026c6: 9a1e ldr r2, [sp, #120] @ 0x78
|
|
100026c8: 401a ands r2, r3
|
|
100026ca: 920d str r2, [sp, #52] @ 0x34
|
|
100026cc: 9a1e ldr r2, [sp, #120] @ 0x78
|
|
100026ce: 421a tst r2, r3
|
|
100026d0: d101 bne.n 100026d6 <_etoa+0x7e>
|
|
100026d2: 2306 movs r3, #6
|
|
100026d4: 931c str r3, [sp, #112] @ 0x70
|
|
100026d6: 9806 ldr r0, [sp, #24]
|
|
100026d8: 9907 ldr r1, [sp, #28]
|
|
100026da: 0002 movs r2, r0
|
|
100026dc: 000b movs r3, r1
|
|
100026de: 9208 str r2, [sp, #32]
|
|
100026e0: 9309 str r3, [sp, #36] @ 0x24
|
|
100026e2: 0003 movs r3, r0
|
|
100026e4: 000a movs r2, r1
|
|
100026e6: 4302 orrs r2, r0
|
|
100026e8: d100 bne.n 100026ec <_etoa+0x94>
|
|
100026ea: e0d9 b.n 100028a0 <_etoa+0x248>
|
|
100026ec: 0d08 lsrs r0, r1, #20
|
|
100026ee: 0540 lsls r0, r0, #21
|
|
100026f0: 0d40 lsrs r0, r0, #21
|
|
100026f2: 4ebc ldr r6, [pc, #752] @ (100029e4 <_etoa+0x38c>)
|
|
100026f4: 46b4 mov ip, r6
|
|
100026f6: 4460 add r0, ip
|
|
100026f8: 030a lsls r2, r1, #12
|
|
100026fa: 0b12 lsrs r2, r2, #12
|
|
100026fc: 001e movs r6, r3
|
|
100026fe: 4bba ldr r3, [pc, #744] @ (100029e8 <_etoa+0x390>)
|
|
10002700: 4313 orrs r3, r2
|
|
10002702: 001f movs r7, r3
|
|
10002704: f001 f9de bl 10003ac4 <__wrap___aeabi_i2d>
|
|
10002708: 4ab8 ldr r2, [pc, #736] @ (100029ec <_etoa+0x394>)
|
|
1000270a: 4bb9 ldr r3, [pc, #740] @ (100029f0 <_etoa+0x398>)
|
|
1000270c: f001 f969 bl 100039e2 <__wrap___aeabi_dmul>
|
|
10002710: 4ab8 ldr r2, [pc, #736] @ (100029f4 <_etoa+0x39c>)
|
|
10002712: 4bb9 ldr r3, [pc, #740] @ (100029f8 <_etoa+0x3a0>)
|
|
10002714: f001 f93e bl 10003994 <__wrap___aeabi_dadd>
|
|
10002718: 9008 str r0, [sp, #32]
|
|
1000271a: 9109 str r1, [sp, #36] @ 0x24
|
|
1000271c: 2200 movs r2, #0
|
|
1000271e: 4bb7 ldr r3, [pc, #732] @ (100029fc <_etoa+0x3a4>)
|
|
10002720: 0030 movs r0, r6
|
|
10002722: 0039 movs r1, r7
|
|
10002724: f001 f92d bl 10003982 <__wrap___aeabi_dsub>
|
|
10002728: 4ab5 ldr r2, [pc, #724] @ (10002a00 <_etoa+0x3a8>)
|
|
1000272a: 4bb6 ldr r3, [pc, #728] @ (10002a04 <_etoa+0x3ac>)
|
|
1000272c: f001 f959 bl 100039e2 <__wrap___aeabi_dmul>
|
|
10002730: 0002 movs r2, r0
|
|
10002732: 000b movs r3, r1
|
|
10002734: 9808 ldr r0, [sp, #32]
|
|
10002736: 9909 ldr r1, [sp, #36] @ 0x24
|
|
10002738: f001 f92c bl 10003994 <__wrap___aeabi_dadd>
|
|
1000273c: f001 f9da bl 10003af4 <__wrap___aeabi_d2iz>
|
|
10002740: 4683 mov fp, r0
|
|
10002742: f001 f9bf bl 10003ac4 <__wrap___aeabi_i2d>
|
|
10002746: 0006 movs r6, r0
|
|
10002748: 000f movs r7, r1
|
|
1000274a: 4aaf ldr r2, [pc, #700] @ (10002a08 <_etoa+0x3b0>)
|
|
1000274c: 4baf ldr r3, [pc, #700] @ (10002a0c <_etoa+0x3b4>)
|
|
1000274e: f001 f948 bl 100039e2 <__wrap___aeabi_dmul>
|
|
10002752: 2200 movs r2, #0
|
|
10002754: 4bae ldr r3, [pc, #696] @ (10002a10 <_etoa+0x3b8>)
|
|
10002756: f001 f91d bl 10003994 <__wrap___aeabi_dadd>
|
|
1000275a: f001 f9cb bl 10003af4 <__wrap___aeabi_d2iz>
|
|
1000275e: 9008 str r0, [sp, #32]
|
|
10002760: 4aac ldr r2, [pc, #688] @ (10002a14 <_etoa+0x3bc>)
|
|
10002762: 4bad ldr r3, [pc, #692] @ (10002a18 <_etoa+0x3c0>)
|
|
10002764: 0030 movs r0, r6
|
|
10002766: 0039 movs r1, r7
|
|
10002768: f001 f93b bl 100039e2 <__wrap___aeabi_dmul>
|
|
1000276c: 0006 movs r6, r0
|
|
1000276e: 000f movs r7, r1
|
|
10002770: 9808 ldr r0, [sp, #32]
|
|
10002772: f001 f9a7 bl 10003ac4 <__wrap___aeabi_i2d>
|
|
10002776: 4aa9 ldr r2, [pc, #676] @ (10002a1c <_etoa+0x3c4>)
|
|
10002778: 4ba9 ldr r3, [pc, #676] @ (10002a20 <_etoa+0x3c8>)
|
|
1000277a: f001 f932 bl 100039e2 <__wrap___aeabi_dmul>
|
|
1000277e: 0002 movs r2, r0
|
|
10002780: 000b movs r3, r1
|
|
10002782: 0030 movs r0, r6
|
|
10002784: 0039 movs r1, r7
|
|
10002786: f001 f8fc bl 10003982 <__wrap___aeabi_dsub>
|
|
1000278a: 0006 movs r6, r0
|
|
1000278c: 000f movs r7, r1
|
|
1000278e: 0002 movs r2, r0
|
|
10002790: 000b movs r3, r1
|
|
10002792: f001 f926 bl 100039e2 <__wrap___aeabi_dmul>
|
|
10002796: 900a str r0, [sp, #40] @ 0x28
|
|
10002798: 910b str r1, [sp, #44] @ 0x2c
|
|
1000279a: 9b08 ldr r3, [sp, #32]
|
|
1000279c: 4aa1 ldr r2, [pc, #644] @ (10002a24 <_etoa+0x3cc>)
|
|
1000279e: 4694 mov ip, r2
|
|
100027a0: 4463 add r3, ip
|
|
100027a2: 2100 movs r1, #0
|
|
100027a4: 2200 movs r2, #0
|
|
100027a6: 9108 str r1, [sp, #32]
|
|
100027a8: 9209 str r2, [sp, #36] @ 0x24
|
|
100027aa: 051b lsls r3, r3, #20
|
|
100027ac: 9309 str r3, [sp, #36] @ 0x24
|
|
100027ae: 2300 movs r3, #0
|
|
100027b0: 9308 str r3, [sp, #32]
|
|
100027b2: 0032 movs r2, r6
|
|
100027b4: 003b movs r3, r7
|
|
100027b6: 0030 movs r0, r6
|
|
100027b8: 0039 movs r1, r7
|
|
100027ba: f001 f8eb bl 10003994 <__wrap___aeabi_dadd>
|
|
100027be: 900e str r0, [sp, #56] @ 0x38
|
|
100027c0: 910f str r1, [sp, #60] @ 0x3c
|
|
100027c2: 0032 movs r2, r6
|
|
100027c4: 003b movs r3, r7
|
|
100027c6: 2000 movs r0, #0
|
|
100027c8: 2180 movs r1, #128 @ 0x80
|
|
100027ca: 05c9 lsls r1, r1, #23
|
|
100027cc: f001 f8d9 bl 10003982 <__wrap___aeabi_dsub>
|
|
100027d0: 0006 movs r6, r0
|
|
100027d2: 000f movs r7, r1
|
|
100027d4: 2200 movs r2, #0
|
|
100027d6: 4b94 ldr r3, [pc, #592] @ (10002a28 <_etoa+0x3d0>)
|
|
100027d8: 980a ldr r0, [sp, #40] @ 0x28
|
|
100027da: 990b ldr r1, [sp, #44] @ 0x2c
|
|
100027dc: f001 f8e3 bl 100039a6 <__wrap___aeabi_ddiv>
|
|
100027e0: 2200 movs r2, #0
|
|
100027e2: 4b92 ldr r3, [pc, #584] @ (10002a2c <_etoa+0x3d4>)
|
|
100027e4: f001 f8d6 bl 10003994 <__wrap___aeabi_dadd>
|
|
100027e8: 0002 movs r2, r0
|
|
100027ea: 000b movs r3, r1
|
|
100027ec: 980a ldr r0, [sp, #40] @ 0x28
|
|
100027ee: 990b ldr r1, [sp, #44] @ 0x2c
|
|
100027f0: f001 f8d9 bl 100039a6 <__wrap___aeabi_ddiv>
|
|
100027f4: 2200 movs r2, #0
|
|
100027f6: 4b8e ldr r3, [pc, #568] @ (10002a30 <_etoa+0x3d8>)
|
|
100027f8: f001 f8cc bl 10003994 <__wrap___aeabi_dadd>
|
|
100027fc: 0002 movs r2, r0
|
|
100027fe: 000b movs r3, r1
|
|
10002800: 980a ldr r0, [sp, #40] @ 0x28
|
|
10002802: 990b ldr r1, [sp, #44] @ 0x2c
|
|
10002804: f001 f8cf bl 100039a6 <__wrap___aeabi_ddiv>
|
|
10002808: 0002 movs r2, r0
|
|
1000280a: 000b movs r3, r1
|
|
1000280c: 0030 movs r0, r6
|
|
1000280e: 0039 movs r1, r7
|
|
10002810: f001 f8c0 bl 10003994 <__wrap___aeabi_dadd>
|
|
10002814: 0002 movs r2, r0
|
|
10002816: 000b movs r3, r1
|
|
10002818: 980e ldr r0, [sp, #56] @ 0x38
|
|
1000281a: 990f ldr r1, [sp, #60] @ 0x3c
|
|
1000281c: f001 f8c3 bl 100039a6 <__wrap___aeabi_ddiv>
|
|
10002820: 2200 movs r2, #0
|
|
10002822: 4b71 ldr r3, [pc, #452] @ (100029e8 <_etoa+0x390>)
|
|
10002824: f001 f8b6 bl 10003994 <__wrap___aeabi_dadd>
|
|
10002828: 9a08 ldr r2, [sp, #32]
|
|
1000282a: 9b09 ldr r3, [sp, #36] @ 0x24
|
|
1000282c: f001 f8d9 bl 100039e2 <__wrap___aeabi_dmul>
|
|
10002830: 0006 movs r6, r0
|
|
10002832: 000f movs r7, r1
|
|
10002834: 9608 str r6, [sp, #32]
|
|
10002836: 9709 str r7, [sp, #36] @ 0x24
|
|
10002838: 9a06 ldr r2, [sp, #24]
|
|
1000283a: 9b07 ldr r3, [sp, #28]
|
|
1000283c: f001 f92a bl 10003a94 <__wrap___aeabi_dcmpgt>
|
|
10002840: 2800 cmp r0, #0
|
|
10002842: d02f beq.n 100028a4 <_etoa+0x24c>
|
|
10002844: 2301 movs r3, #1
|
|
10002846: 425b negs r3, r3
|
|
10002848: 469c mov ip, r3
|
|
1000284a: 44e3 add fp, ip
|
|
1000284c: 2200 movs r2, #0
|
|
1000284e: 4b77 ldr r3, [pc, #476] @ (10002a2c <_etoa+0x3d4>)
|
|
10002850: 0030 movs r0, r6
|
|
10002852: 0039 movs r1, r7
|
|
10002854: f001 f8a7 bl 100039a6 <__wrap___aeabi_ddiv>
|
|
10002858: 9008 str r0, [sp, #32]
|
|
1000285a: 9109 str r1, [sp, #36] @ 0x24
|
|
1000285c: e022 b.n 100028a4 <_etoa+0x24c>
|
|
1000285e: 9b1e ldr r3, [sp, #120] @ 0x78
|
|
10002860: 9304 str r3, [sp, #16]
|
|
10002862: 9b1d ldr r3, [sp, #116] @ 0x74
|
|
10002864: 9303 str r3, [sp, #12]
|
|
10002866: 9b1c ldr r3, [sp, #112] @ 0x70
|
|
10002868: 9302 str r3, [sp, #8]
|
|
1000286a: 9400 str r4, [sp, #0]
|
|
1000286c: 9501 str r5, [sp, #4]
|
|
1000286e: 4653 mov r3, sl
|
|
10002870: 9a0c ldr r2, [sp, #48] @ 0x30
|
|
10002872: 4649 mov r1, r9
|
|
10002874: 4640 mov r0, r8
|
|
10002876: f000 f8ff bl 10002a78 <_ftoa>
|
|
1000287a: b011 add sp, #68 @ 0x44
|
|
1000287c: bcf0 pop {r4, r5, r6, r7}
|
|
1000287e: 46bb mov fp, r7
|
|
10002880: 46b2 mov sl, r6
|
|
10002882: 46a9 mov r9, r5
|
|
10002884: 46a0 mov r8, r4
|
|
10002886: bdf0 pop {r4, r5, r6, r7, pc}
|
|
10002888: 2100 movs r1, #0
|
|
1000288a: 2200 movs r2, #0
|
|
1000288c: 9106 str r1, [sp, #24]
|
|
1000288e: 9207 str r2, [sp, #28]
|
|
10002890: 9406 str r4, [sp, #24]
|
|
10002892: 2380 movs r3, #128 @ 0x80
|
|
10002894: 061b lsls r3, r3, #24
|
|
10002896: 469c mov ip, r3
|
|
10002898: 44ac add ip, r5
|
|
1000289a: 4663 mov r3, ip
|
|
1000289c: 9307 str r3, [sp, #28]
|
|
1000289e: e710 b.n 100026c2 <_etoa+0x6a>
|
|
100028a0: 2300 movs r3, #0
|
|
100028a2: 469b mov fp, r3
|
|
100028a4: 465b mov r3, fp
|
|
100028a6: 3363 adds r3, #99 @ 0x63
|
|
100028a8: 2bc6 cmp r3, #198 @ 0xc6
|
|
100028aa: d820 bhi.n 100028ee <_etoa+0x296>
|
|
100028ac: 2604 movs r6, #4
|
|
100028ae: 9b1e ldr r3, [sp, #120] @ 0x78
|
|
100028b0: 051b lsls r3, r3, #20
|
|
100028b2: d528 bpl.n 10002906 <_etoa+0x2ae>
|
|
100028b4: 9a08 ldr r2, [sp, #32]
|
|
100028b6: 9b09 ldr r3, [sp, #36] @ 0x24
|
|
100028b8: 0019 movs r1, r3
|
|
100028ba: 4311 orrs r1, r2
|
|
100028bc: d00f beq.n 100028de <_etoa+0x286>
|
|
100028be: 4a5d ldr r2, [pc, #372] @ (10002a34 <_etoa+0x3dc>)
|
|
100028c0: 4b5d ldr r3, [pc, #372] @ (10002a38 <_etoa+0x3e0>)
|
|
100028c2: 9806 ldr r0, [sp, #24]
|
|
100028c4: 9907 ldr r1, [sp, #28]
|
|
100028c6: f001 f8dd bl 10003a84 <__wrap___aeabi_dcmpge>
|
|
100028ca: 2800 cmp r0, #0
|
|
100028cc: d07a beq.n 100029c4 <_etoa+0x36c>
|
|
100028ce: 2200 movs r2, #0
|
|
100028d0: 4b5a ldr r3, [pc, #360] @ (10002a3c <_etoa+0x3e4>)
|
|
100028d2: 9806 ldr r0, [sp, #24]
|
|
100028d4: 9907 ldr r1, [sp, #28]
|
|
100028d6: f001 f8c7 bl 10003a68 <__wrap___aeabi_dcmplt>
|
|
100028da: 2800 cmp r0, #0
|
|
100028dc: d072 beq.n 100029c4 <_etoa+0x36c>
|
|
100028de: 9b1c ldr r3, [sp, #112] @ 0x70
|
|
100028e0: 455b cmp r3, fp
|
|
100028e2: dd06 ble.n 100028f2 <_etoa+0x29a>
|
|
100028e4: 465a mov r2, fp
|
|
100028e6: 1a9b subs r3, r3, r2
|
|
100028e8: 3b01 subs r3, #1
|
|
100028ea: 931c str r3, [sp, #112] @ 0x70
|
|
100028ec: e003 b.n 100028f6 <_etoa+0x29e>
|
|
100028ee: 2605 movs r6, #5
|
|
100028f0: e7dd b.n 100028ae <_etoa+0x256>
|
|
100028f2: 2300 movs r3, #0
|
|
100028f4: 931c str r3, [sp, #112] @ 0x70
|
|
100028f6: 2380 movs r3, #128 @ 0x80
|
|
100028f8: 00db lsls r3, r3, #3
|
|
100028fa: 9a1e ldr r2, [sp, #120] @ 0x78
|
|
100028fc: 431a orrs r2, r3
|
|
100028fe: 921e str r2, [sp, #120] @ 0x78
|
|
10002900: 2600 movs r6, #0
|
|
10002902: 2300 movs r3, #0
|
|
10002904: 469b mov fp, r3
|
|
10002906: 9b1d ldr r3, [sp, #116] @ 0x74
|
|
10002908: 429e cmp r6, r3
|
|
1000290a: d265 bcs.n 100029d8 <_etoa+0x380>
|
|
1000290c: 1b9f subs r7, r3, r6
|
|
1000290e: 2302 movs r3, #2
|
|
10002910: 9a1e ldr r2, [sp, #120] @ 0x78
|
|
10002912: 401a ands r2, r3
|
|
10002914: 920a str r2, [sp, #40] @ 0x28
|
|
10002916: 9a1e ldr r2, [sp, #120] @ 0x78
|
|
10002918: 4213 tst r3, r2
|
|
1000291a: d002 beq.n 10002922 <_etoa+0x2ca>
|
|
1000291c: 2e00 cmp r6, #0
|
|
1000291e: d000 beq.n 10002922 <_etoa+0x2ca>
|
|
10002920: 2700 movs r7, #0
|
|
10002922: 465b mov r3, fp
|
|
10002924: 2b00 cmp r3, #0
|
|
10002926: d007 beq.n 10002938 <_etoa+0x2e0>
|
|
10002928: 9a08 ldr r2, [sp, #32]
|
|
1000292a: 9b09 ldr r3, [sp, #36] @ 0x24
|
|
1000292c: 9806 ldr r0, [sp, #24]
|
|
1000292e: 9907 ldr r1, [sp, #28]
|
|
10002930: f001 f839 bl 100039a6 <__wrap___aeabi_ddiv>
|
|
10002934: 9006 str r0, [sp, #24]
|
|
10002936: 9107 str r1, [sp, #28]
|
|
10002938: 2200 movs r2, #0
|
|
1000293a: 2300 movs r3, #0
|
|
1000293c: 0020 movs r0, r4
|
|
1000293e: 0029 movs r1, r5
|
|
10002940: f001 f892 bl 10003a68 <__wrap___aeabi_dcmplt>
|
|
10002944: 2800 cmp r0, #0
|
|
10002946: d000 beq.n 1000294a <_etoa+0x2f2>
|
|
10002948: e07c b.n 10002a44 <_etoa+0x3ec>
|
|
1000294a: 4b3d ldr r3, [pc, #244] @ (10002a40 <_etoa+0x3e8>)
|
|
1000294c: 9a1e ldr r2, [sp, #120] @ 0x78
|
|
1000294e: 4013 ands r3, r2
|
|
10002950: 9304 str r3, [sp, #16]
|
|
10002952: 9703 str r7, [sp, #12]
|
|
10002954: 9b1c ldr r3, [sp, #112] @ 0x70
|
|
10002956: 9302 str r3, [sp, #8]
|
|
10002958: 9b06 ldr r3, [sp, #24]
|
|
1000295a: 9c07 ldr r4, [sp, #28]
|
|
1000295c: 9300 str r3, [sp, #0]
|
|
1000295e: 9401 str r4, [sp, #4]
|
|
10002960: 4653 mov r3, sl
|
|
10002962: 9a0c ldr r2, [sp, #48] @ 0x30
|
|
10002964: 4649 mov r1, r9
|
|
10002966: 4640 mov r0, r8
|
|
10002968: f000 f886 bl 10002a78 <_ftoa>
|
|
1000296c: 2e00 cmp r6, #0
|
|
1000296e: d100 bne.n 10002972 <_etoa+0x31a>
|
|
10002970: e783 b.n 1000287a <_etoa+0x222>
|
|
10002972: 9b1e ldr r3, [sp, #120] @ 0x78
|
|
10002974: 069b lsls r3, r3, #26
|
|
10002976: d571 bpl.n 10002a5c <_etoa+0x404>
|
|
10002978: 2545 movs r5, #69 @ 0x45
|
|
1000297a: 1c44 adds r4, r0, #1
|
|
1000297c: 4653 mov r3, sl
|
|
1000297e: 0002 movs r2, r0
|
|
10002980: 4649 mov r1, r9
|
|
10002982: 0028 movs r0, r5
|
|
10002984: 47c0 blx r8
|
|
10002986: 465a mov r2, fp
|
|
10002988: 17d3 asrs r3, r2, #31
|
|
1000298a: 18d2 adds r2, r2, r3
|
|
1000298c: 405a eors r2, r3
|
|
1000298e: 2305 movs r3, #5
|
|
10002990: 9305 str r3, [sp, #20]
|
|
10002992: 3e01 subs r6, #1
|
|
10002994: 9604 str r6, [sp, #16]
|
|
10002996: 2300 movs r3, #0
|
|
10002998: 9303 str r3, [sp, #12]
|
|
1000299a: 330a adds r3, #10
|
|
1000299c: 9302 str r3, [sp, #8]
|
|
1000299e: 465b mov r3, fp
|
|
100029a0: 0fdb lsrs r3, r3, #31
|
|
100029a2: 9301 str r3, [sp, #4]
|
|
100029a4: 9200 str r2, [sp, #0]
|
|
100029a6: 4653 mov r3, sl
|
|
100029a8: 0022 movs r2, r4
|
|
100029aa: 4649 mov r1, r9
|
|
100029ac: 4640 mov r0, r8
|
|
100029ae: f7ff fd6e bl 1000248e <_ntoa_long>
|
|
100029b2: 9b0a ldr r3, [sp, #40] @ 0x28
|
|
100029b4: 2b00 cmp r3, #0
|
|
100029b6: d100 bne.n 100029ba <_etoa+0x362>
|
|
100029b8: e75f b.n 1000287a <_etoa+0x222>
|
|
100029ba: 0002 movs r2, r0
|
|
100029bc: 4647 mov r7, r8
|
|
100029be: 9e0c ldr r6, [sp, #48] @ 0x30
|
|
100029c0: 9d1d ldr r5, [sp, #116] @ 0x74
|
|
100029c2: e053 b.n 10002a6c <_etoa+0x414>
|
|
100029c4: 9b1c ldr r3, [sp, #112] @ 0x70
|
|
100029c6: 2b00 cmp r3, #0
|
|
100029c8: d09d beq.n 10002906 <_etoa+0x2ae>
|
|
100029ca: 9b0d ldr r3, [sp, #52] @ 0x34
|
|
100029cc: 2b00 cmp r3, #0
|
|
100029ce: d09a beq.n 10002906 <_etoa+0x2ae>
|
|
100029d0: 9b1c ldr r3, [sp, #112] @ 0x70
|
|
100029d2: 3b01 subs r3, #1
|
|
100029d4: 931c str r3, [sp, #112] @ 0x70
|
|
100029d6: e796 b.n 10002906 <_etoa+0x2ae>
|
|
100029d8: 2700 movs r7, #0
|
|
100029da: e798 b.n 1000290e <_etoa+0x2b6>
|
|
100029dc: 7fefffff .word 0x7fefffff
|
|
100029e0: ffefffff .word 0xffefffff
|
|
100029e4: fffffc01 .word 0xfffffc01
|
|
100029e8: 3ff00000 .word 0x3ff00000
|
|
100029ec: 509f79fb .word 0x509f79fb
|
|
100029f0: 3fd34413 .word 0x3fd34413
|
|
100029f4: 8b60c8b3 .word 0x8b60c8b3
|
|
100029f8: 3fc68a28 .word 0x3fc68a28
|
|
100029fc: 3ff80000 .word 0x3ff80000
|
|
10002a00: 636f4361 .word 0x636f4361
|
|
10002a04: 3fd287a7 .word 0x3fd287a7
|
|
10002a08: 0979a371 .word 0x0979a371
|
|
10002a0c: 400a934f .word 0x400a934f
|
|
10002a10: 3fe00000 .word 0x3fe00000
|
|
10002a14: bbb55516 .word 0xbbb55516
|
|
10002a18: 40026bb1 .word 0x40026bb1
|
|
10002a1c: fefa39ef .word 0xfefa39ef
|
|
10002a20: 3fe62e42 .word 0x3fe62e42
|
|
10002a24: 000003ff .word 0x000003ff
|
|
10002a28: 402c0000 .word 0x402c0000
|
|
10002a2c: 40240000 .word 0x40240000
|
|
10002a30: 40180000 .word 0x40180000
|
|
10002a34: eb1c432d .word 0xeb1c432d
|
|
10002a38: 3f1a36e2 .word 0x3f1a36e2
|
|
10002a3c: 412e8480 .word 0x412e8480
|
|
10002a40: fffff7ff .word 0xfffff7ff
|
|
10002a44: 9c06 ldr r4, [sp, #24]
|
|
10002a46: 9d07 ldr r5, [sp, #28]
|
|
10002a48: 0022 movs r2, r4
|
|
10002a4a: 0029 movs r1, r5
|
|
10002a4c: 2080 movs r0, #128 @ 0x80
|
|
10002a4e: 0600 lsls r0, r0, #24
|
|
10002a50: 4684 mov ip, r0
|
|
10002a52: 4461 add r1, ip
|
|
10002a54: 000b movs r3, r1
|
|
10002a56: 9206 str r2, [sp, #24]
|
|
10002a58: 9307 str r3, [sp, #28]
|
|
10002a5a: e776 b.n 1000294a <_etoa+0x2f2>
|
|
10002a5c: 2565 movs r5, #101 @ 0x65
|
|
10002a5e: e78c b.n 1000297a <_etoa+0x322>
|
|
10002a60: 1c54 adds r4, r2, #1
|
|
10002a62: 4653 mov r3, sl
|
|
10002a64: 4649 mov r1, r9
|
|
10002a66: 2020 movs r0, #32
|
|
10002a68: 47b8 blx r7
|
|
10002a6a: 0022 movs r2, r4
|
|
10002a6c: 1b93 subs r3, r2, r6
|
|
10002a6e: 42ab cmp r3, r5
|
|
10002a70: d3f6 bcc.n 10002a60 <_etoa+0x408>
|
|
10002a72: 0010 movs r0, r2
|
|
10002a74: e701 b.n 1000287a <_etoa+0x222>
|
|
10002a76: 46c0 nop @ (mov r8, r8)
|
|
|
|
10002a78 <_ftoa>:
|
|
10002a78: b5f0 push {r4, r5, r6, r7, lr}
|
|
10002a7a: 46de mov lr, fp
|
|
10002a7c: 4657 mov r7, sl
|
|
10002a7e: 464e mov r6, r9
|
|
10002a80: 4645 mov r5, r8
|
|
10002a82: b5e0 push {r5, r6, r7, lr}
|
|
10002a84: b095 sub sp, #84 @ 0x54
|
|
10002a86: 9006 str r0, [sp, #24]
|
|
10002a88: 9107 str r1, [sp, #28]
|
|
10002a8a: 4693 mov fp, r2
|
|
10002a8c: 4699 mov r9, r3
|
|
10002a8e: 9f20 ldr r7, [sp, #128] @ 0x80
|
|
10002a90: 9a1e ldr r2, [sp, #120] @ 0x78
|
|
10002a92: 9b1f ldr r3, [sp, #124] @ 0x7c
|
|
10002a94: 0010 movs r0, r2
|
|
10002a96: 0019 movs r1, r3
|
|
10002a98: f001 f801 bl 10003a9e <__wrap___aeabi_dcmpun>
|
|
10002a9c: 2800 cmp r0, #0
|
|
10002a9e: d131 bne.n 10002b04 <_ftoa+0x8c>
|
|
10002aa0: 2201 movs r2, #1
|
|
10002aa2: 4252 negs r2, r2
|
|
10002aa4: 4bbf ldr r3, [pc, #764] @ (10002da4 <_ftoa+0x32c>)
|
|
10002aa6: 981e ldr r0, [sp, #120] @ 0x78
|
|
10002aa8: 991f ldr r1, [sp, #124] @ 0x7c
|
|
10002aaa: f000 ffdd bl 10003a68 <__wrap___aeabi_dcmplt>
|
|
10002aae: 2800 cmp r0, #0
|
|
10002ab0: d137 bne.n 10002b22 <_ftoa+0xaa>
|
|
10002ab2: 2201 movs r2, #1
|
|
10002ab4: 4252 negs r2, r2
|
|
10002ab6: 4bbc ldr r3, [pc, #752] @ (10002da8 <_ftoa+0x330>)
|
|
10002ab8: 981e ldr r0, [sp, #120] @ 0x78
|
|
10002aba: 991f ldr r1, [sp, #124] @ 0x7c
|
|
10002abc: f000 ffea bl 10003a94 <__wrap___aeabi_dcmpgt>
|
|
10002ac0: 2800 cmp r0, #0
|
|
10002ac2: d13d bne.n 10002b40 <_ftoa+0xc8>
|
|
10002ac4: 2200 movs r2, #0
|
|
10002ac6: 4bb9 ldr r3, [pc, #740] @ (10002dac <_ftoa+0x334>)
|
|
10002ac8: 981e ldr r0, [sp, #120] @ 0x78
|
|
10002aca: 991f ldr r1, [sp, #124] @ 0x7c
|
|
10002acc: f000 ffe2 bl 10003a94 <__wrap___aeabi_dcmpgt>
|
|
10002ad0: 2800 cmp r0, #0
|
|
10002ad2: d150 bne.n 10002b76 <_ftoa+0xfe>
|
|
10002ad4: 2200 movs r2, #0
|
|
10002ad6: 4bb6 ldr r3, [pc, #728] @ (10002db0 <_ftoa+0x338>)
|
|
10002ad8: 981e ldr r0, [sp, #120] @ 0x78
|
|
10002ada: 991f ldr r1, [sp, #124] @ 0x7c
|
|
10002adc: f000 ffc4 bl 10003a68 <__wrap___aeabi_dcmplt>
|
|
10002ae0: 2800 cmp r0, #0
|
|
10002ae2: d148 bne.n 10002b76 <_ftoa+0xfe>
|
|
10002ae4: 2200 movs r2, #0
|
|
10002ae6: 2300 movs r3, #0
|
|
10002ae8: 981e ldr r0, [sp, #120] @ 0x78
|
|
10002aea: 991f ldr r1, [sp, #124] @ 0x7c
|
|
10002aec: f000 ffbc bl 10003a68 <__wrap___aeabi_dcmplt>
|
|
10002af0: 2800 cmp r0, #0
|
|
10002af2: d150 bne.n 10002b96 <_ftoa+0x11e>
|
|
10002af4: 2300 movs r3, #0
|
|
10002af6: 4698 mov r8, r3
|
|
10002af8: 9b22 ldr r3, [sp, #136] @ 0x88
|
|
10002afa: 055b lsls r3, r3, #21
|
|
10002afc: d400 bmi.n 10002b00 <_ftoa+0x88>
|
|
10002afe: e0b6 b.n 10002c6e <_ftoa+0x1f6>
|
|
10002b00: 2400 movs r4, #0
|
|
10002b02: e058 b.n 10002bb6 <_ftoa+0x13e>
|
|
10002b04: 9b22 ldr r3, [sp, #136] @ 0x88
|
|
10002b06: 9303 str r3, [sp, #12]
|
|
10002b08: 9b21 ldr r3, [sp, #132] @ 0x84
|
|
10002b0a: 9302 str r3, [sp, #8]
|
|
10002b0c: 2303 movs r3, #3
|
|
10002b0e: 9301 str r3, [sp, #4]
|
|
10002b10: 4ba8 ldr r3, [pc, #672] @ (10002db4 <_ftoa+0x33c>)
|
|
10002b12: 9300 str r3, [sp, #0]
|
|
10002b14: 464b mov r3, r9
|
|
10002b16: 465a mov r2, fp
|
|
10002b18: 9907 ldr r1, [sp, #28]
|
|
10002b1a: 9806 ldr r0, [sp, #24]
|
|
10002b1c: f7ff fbd8 bl 100022d0 <_out_rev>
|
|
10002b20: e10e b.n 10002d40 <_ftoa+0x2c8>
|
|
10002b22: 9b22 ldr r3, [sp, #136] @ 0x88
|
|
10002b24: 9303 str r3, [sp, #12]
|
|
10002b26: 9b21 ldr r3, [sp, #132] @ 0x84
|
|
10002b28: 9302 str r3, [sp, #8]
|
|
10002b2a: 2304 movs r3, #4
|
|
10002b2c: 9301 str r3, [sp, #4]
|
|
10002b2e: 4ba2 ldr r3, [pc, #648] @ (10002db8 <_ftoa+0x340>)
|
|
10002b30: 9300 str r3, [sp, #0]
|
|
10002b32: 464b mov r3, r9
|
|
10002b34: 465a mov r2, fp
|
|
10002b36: 9907 ldr r1, [sp, #28]
|
|
10002b38: 9806 ldr r0, [sp, #24]
|
|
10002b3a: f7ff fbc9 bl 100022d0 <_out_rev>
|
|
10002b3e: e0ff b.n 10002d40 <_ftoa+0x2c8>
|
|
10002b40: 2304 movs r3, #4
|
|
10002b42: 9a22 ldr r2, [sp, #136] @ 0x88
|
|
10002b44: 401a ands r2, r3
|
|
10002b46: 9922 ldr r1, [sp, #136] @ 0x88
|
|
10002b48: 420b tst r3, r1
|
|
10002b4a: d010 beq.n 10002b6e <_ftoa+0xf6>
|
|
10002b4c: 4b9b ldr r3, [pc, #620] @ (10002dbc <_ftoa+0x344>)
|
|
10002b4e: 2a00 cmp r2, #0
|
|
10002b50: d00f beq.n 10002b72 <_ftoa+0xfa>
|
|
10002b52: 2204 movs r2, #4
|
|
10002b54: 9922 ldr r1, [sp, #136] @ 0x88
|
|
10002b56: 9103 str r1, [sp, #12]
|
|
10002b58: 9921 ldr r1, [sp, #132] @ 0x84
|
|
10002b5a: 9102 str r1, [sp, #8]
|
|
10002b5c: 9201 str r2, [sp, #4]
|
|
10002b5e: 9300 str r3, [sp, #0]
|
|
10002b60: 464b mov r3, r9
|
|
10002b62: 465a mov r2, fp
|
|
10002b64: 9907 ldr r1, [sp, #28]
|
|
10002b66: 9806 ldr r0, [sp, #24]
|
|
10002b68: f7ff fbb2 bl 100022d0 <_out_rev>
|
|
10002b6c: e0e8 b.n 10002d40 <_ftoa+0x2c8>
|
|
10002b6e: 4b94 ldr r3, [pc, #592] @ (10002dc0 <_ftoa+0x348>)
|
|
10002b70: e7ed b.n 10002b4e <_ftoa+0xd6>
|
|
10002b72: 2203 movs r2, #3
|
|
10002b74: e7ee b.n 10002b54 <_ftoa+0xdc>
|
|
10002b76: 9b22 ldr r3, [sp, #136] @ 0x88
|
|
10002b78: 9304 str r3, [sp, #16]
|
|
10002b7a: 9b21 ldr r3, [sp, #132] @ 0x84
|
|
10002b7c: 9303 str r3, [sp, #12]
|
|
10002b7e: 9702 str r7, [sp, #8]
|
|
10002b80: 9b1e ldr r3, [sp, #120] @ 0x78
|
|
10002b82: 9c1f ldr r4, [sp, #124] @ 0x7c
|
|
10002b84: 9300 str r3, [sp, #0]
|
|
10002b86: 9401 str r4, [sp, #4]
|
|
10002b88: 464b mov r3, r9
|
|
10002b8a: 465a mov r2, fp
|
|
10002b8c: 9907 ldr r1, [sp, #28]
|
|
10002b8e: 9806 ldr r0, [sp, #24]
|
|
10002b90: f7ff fd62 bl 10002658 <_etoa>
|
|
10002b94: e0d4 b.n 10002d40 <_ftoa+0x2c8>
|
|
10002b96: 9a1e ldr r2, [sp, #120] @ 0x78
|
|
10002b98: 9b1f ldr r3, [sp, #124] @ 0x7c
|
|
10002b9a: 2000 movs r0, #0
|
|
10002b9c: 2100 movs r1, #0
|
|
10002b9e: f000 fef0 bl 10003982 <__wrap___aeabi_dsub>
|
|
10002ba2: 901e str r0, [sp, #120] @ 0x78
|
|
10002ba4: 911f str r1, [sp, #124] @ 0x7c
|
|
10002ba6: 2301 movs r3, #1
|
|
10002ba8: 4698 mov r8, r3
|
|
10002baa: e7a5 b.n 10002af8 <_ftoa+0x80>
|
|
10002bac: ab0c add r3, sp, #48 @ 0x30
|
|
10002bae: 2230 movs r2, #48 @ 0x30
|
|
10002bb0: 551a strb r2, [r3, r4]
|
|
10002bb2: 3f01 subs r7, #1
|
|
10002bb4: 3401 adds r4, #1
|
|
10002bb6: 2c1f cmp r4, #31
|
|
10002bb8: d801 bhi.n 10002bbe <_ftoa+0x146>
|
|
10002bba: 2f09 cmp r7, #9
|
|
10002bbc: d8f6 bhi.n 10002bac <_ftoa+0x134>
|
|
10002bbe: 981e ldr r0, [sp, #120] @ 0x78
|
|
10002bc0: 991f ldr r1, [sp, #124] @ 0x7c
|
|
10002bc2: f000 ff97 bl 10003af4 <__wrap___aeabi_d2iz>
|
|
10002bc6: 0005 movs r5, r0
|
|
10002bc8: f000 ff7c bl 10003ac4 <__wrap___aeabi_i2d>
|
|
10002bcc: 0002 movs r2, r0
|
|
10002bce: 000b movs r3, r1
|
|
10002bd0: 981e ldr r0, [sp, #120] @ 0x78
|
|
10002bd2: 991f ldr r1, [sp, #124] @ 0x7c
|
|
10002bd4: f000 fed5 bl 10003982 <__wrap___aeabi_dsub>
|
|
10002bd8: 4b7a ldr r3, [pc, #488] @ (10002dc4 <_ftoa+0x34c>)
|
|
10002bda: 00fa lsls r2, r7, #3
|
|
10002bdc: 189b adds r3, r3, r2
|
|
10002bde: 681a ldr r2, [r3, #0]
|
|
10002be0: 685b ldr r3, [r3, #4]
|
|
10002be2: 920a str r2, [sp, #40] @ 0x28
|
|
10002be4: 930b str r3, [sp, #44] @ 0x2c
|
|
10002be6: f000 fefc bl 100039e2 <__wrap___aeabi_dmul>
|
|
10002bea: 9008 str r0, [sp, #32]
|
|
10002bec: 9109 str r1, [sp, #36] @ 0x24
|
|
10002bee: f000 ffa5 bl 10003b3c <__wrap___aeabi_d2uiz>
|
|
10002bf2: 0006 movs r6, r0
|
|
10002bf4: f000 ff62 bl 10003abc <__wrap___aeabi_ui2d>
|
|
10002bf8: 0002 movs r2, r0
|
|
10002bfa: 000b movs r3, r1
|
|
10002bfc: 9808 ldr r0, [sp, #32]
|
|
10002bfe: 9909 ldr r1, [sp, #36] @ 0x24
|
|
10002c00: f000 febf bl 10003982 <__wrap___aeabi_dsub>
|
|
10002c04: 9008 str r0, [sp, #32]
|
|
10002c06: 9109 str r1, [sp, #36] @ 0x24
|
|
10002c08: 2200 movs r2, #0
|
|
10002c0a: 4b6f ldr r3, [pc, #444] @ (10002dc8 <_ftoa+0x350>)
|
|
10002c0c: f000 ff42 bl 10003a94 <__wrap___aeabi_dcmpgt>
|
|
10002c10: 2800 cmp r0, #0
|
|
10002c12: d02e beq.n 10002c72 <_ftoa+0x1fa>
|
|
10002c14: 3601 adds r6, #1
|
|
10002c16: 0030 movs r0, r6
|
|
10002c18: f000 ff50 bl 10003abc <__wrap___aeabi_ui2d>
|
|
10002c1c: 0002 movs r2, r0
|
|
10002c1e: 000b movs r3, r1
|
|
10002c20: 980a ldr r0, [sp, #40] @ 0x28
|
|
10002c22: 990b ldr r1, [sp, #44] @ 0x2c
|
|
10002c24: f000 ff26 bl 10003a74 <__wrap___aeabi_dcmple>
|
|
10002c28: 2800 cmp r0, #0
|
|
10002c2a: d001 beq.n 10002c30 <_ftoa+0x1b8>
|
|
10002c2c: 3501 adds r5, #1
|
|
10002c2e: 2600 movs r6, #0
|
|
10002c30: 2f00 cmp r7, #0
|
|
10002c32: d12c bne.n 10002c8e <_ftoa+0x216>
|
|
10002c34: 0028 movs r0, r5
|
|
10002c36: f000 ff45 bl 10003ac4 <__wrap___aeabi_i2d>
|
|
10002c3a: 0002 movs r2, r0
|
|
10002c3c: 000b movs r3, r1
|
|
10002c3e: 981e ldr r0, [sp, #120] @ 0x78
|
|
10002c40: 991f ldr r1, [sp, #124] @ 0x7c
|
|
10002c42: f000 fe9e bl 10003982 <__wrap___aeabi_dsub>
|
|
10002c46: 0006 movs r6, r0
|
|
10002c48: 000f movs r7, r1
|
|
10002c4a: 2200 movs r2, #0
|
|
10002c4c: 4b5e ldr r3, [pc, #376] @ (10002dc8 <_ftoa+0x350>)
|
|
10002c4e: f000 ff0b bl 10003a68 <__wrap___aeabi_dcmplt>
|
|
10002c52: 2800 cmp r0, #0
|
|
10002c54: d146 bne.n 10002ce4 <_ftoa+0x26c>
|
|
10002c56: 2200 movs r2, #0
|
|
10002c58: 4b5b ldr r3, [pc, #364] @ (10002dc8 <_ftoa+0x350>)
|
|
10002c5a: 0030 movs r0, r6
|
|
10002c5c: 0039 movs r1, r7
|
|
10002c5e: f000 ff19 bl 10003a94 <__wrap___aeabi_dcmpgt>
|
|
10002c62: 2800 cmp r0, #0
|
|
10002c64: d13e bne.n 10002ce4 <_ftoa+0x26c>
|
|
10002c66: 07eb lsls r3, r5, #31
|
|
10002c68: d53c bpl.n 10002ce4 <_ftoa+0x26c>
|
|
10002c6a: 3501 adds r5, #1
|
|
10002c6c: e03a b.n 10002ce4 <_ftoa+0x26c>
|
|
10002c6e: 2706 movs r7, #6
|
|
10002c70: e746 b.n 10002b00 <_ftoa+0x88>
|
|
10002c72: 2200 movs r2, #0
|
|
10002c74: 4b54 ldr r3, [pc, #336] @ (10002dc8 <_ftoa+0x350>)
|
|
10002c76: 9808 ldr r0, [sp, #32]
|
|
10002c78: 9909 ldr r1, [sp, #36] @ 0x24
|
|
10002c7a: f000 fef5 bl 10003a68 <__wrap___aeabi_dcmplt>
|
|
10002c7e: 2800 cmp r0, #0
|
|
10002c80: d1d6 bne.n 10002c30 <_ftoa+0x1b8>
|
|
10002c82: 2e00 cmp r6, #0
|
|
10002c84: d001 beq.n 10002c8a <_ftoa+0x212>
|
|
10002c86: 07f3 lsls r3, r6, #31
|
|
10002c88: d5d2 bpl.n 10002c30 <_ftoa+0x1b8>
|
|
10002c8a: 3601 adds r6, #1
|
|
10002c8c: e7d0 b.n 10002c30 <_ftoa+0x1b8>
|
|
10002c8e: 46aa mov sl, r5
|
|
10002c90: 2c1f cmp r4, #31
|
|
10002c92: d811 bhi.n 10002cb8 <_ftoa+0x240>
|
|
10002c94: 3f01 subs r7, #1
|
|
10002c96: 210a movs r1, #10
|
|
10002c98: 0030 movs r0, r6
|
|
10002c9a: f000 fc37 bl 1000350c <__wrap___aeabi_uidiv>
|
|
10002c9e: 1c65 adds r5, r4, #1
|
|
10002ca0: 3130 adds r1, #48 @ 0x30
|
|
10002ca2: ab0c add r3, sp, #48 @ 0x30
|
|
10002ca4: 5519 strb r1, [r3, r4]
|
|
10002ca6: 210a movs r1, #10
|
|
10002ca8: 0030 movs r0, r6
|
|
10002caa: f000 fc2f bl 1000350c <__wrap___aeabi_uidiv>
|
|
10002cae: 2e09 cmp r6, #9
|
|
10002cb0: d90e bls.n 10002cd0 <_ftoa+0x258>
|
|
10002cb2: 0006 movs r6, r0
|
|
10002cb4: 002c movs r4, r5
|
|
10002cb6: e7eb b.n 10002c90 <_ftoa+0x218>
|
|
10002cb8: 4655 mov r5, sl
|
|
10002cba: 2c1f cmp r4, #31
|
|
10002cbc: d80c bhi.n 10002cd8 <_ftoa+0x260>
|
|
10002cbe: 1e7b subs r3, r7, #1
|
|
10002cc0: 2f00 cmp r7, #0
|
|
10002cc2: d009 beq.n 10002cd8 <_ftoa+0x260>
|
|
10002cc4: aa0c add r2, sp, #48 @ 0x30
|
|
10002cc6: 2130 movs r1, #48 @ 0x30
|
|
10002cc8: 5511 strb r1, [r2, r4]
|
|
10002cca: 001f movs r7, r3
|
|
10002ccc: 3401 adds r4, #1
|
|
10002cce: e7f4 b.n 10002cba <_ftoa+0x242>
|
|
10002cd0: 002b movs r3, r5
|
|
10002cd2: 4655 mov r5, sl
|
|
10002cd4: 001c movs r4, r3
|
|
10002cd6: e7f0 b.n 10002cba <_ftoa+0x242>
|
|
10002cd8: 2c1f cmp r4, #31
|
|
10002cda: d803 bhi.n 10002ce4 <_ftoa+0x26c>
|
|
10002cdc: ab0c add r3, sp, #48 @ 0x30
|
|
10002cde: 222e movs r2, #46 @ 0x2e
|
|
10002ce0: 551a strb r2, [r3, r4]
|
|
10002ce2: 3401 adds r4, #1
|
|
10002ce4: 2c1f cmp r4, #31
|
|
10002ce6: d810 bhi.n 10002d0a <_ftoa+0x292>
|
|
10002ce8: 210a movs r1, #10
|
|
10002cea: 0028 movs r0, r5
|
|
10002cec: f000 fbe6 bl 100034bc <__wrap___aeabi_idiv>
|
|
10002cf0: 1c66 adds r6, r4, #1
|
|
10002cf2: 3130 adds r1, #48 @ 0x30
|
|
10002cf4: ab0c add r3, sp, #48 @ 0x30
|
|
10002cf6: 5519 strb r1, [r3, r4]
|
|
10002cf8: 210a movs r1, #10
|
|
10002cfa: 0028 movs r0, r5
|
|
10002cfc: f000 fbde bl 100034bc <__wrap___aeabi_idiv>
|
|
10002d00: 1e05 subs r5, r0, #0
|
|
10002d02: d001 beq.n 10002d08 <_ftoa+0x290>
|
|
10002d04: 0034 movs r4, r6
|
|
10002d06: e7ed b.n 10002ce4 <_ftoa+0x26c>
|
|
10002d08: 0034 movs r4, r6
|
|
10002d0a: 2303 movs r3, #3
|
|
10002d0c: 9a22 ldr r2, [sp, #136] @ 0x88
|
|
10002d0e: 4013 ands r3, r2
|
|
10002d10: 2b01 cmp r3, #1
|
|
10002d12: d01c beq.n 10002d4e <_ftoa+0x2d6>
|
|
10002d14: 2c1f cmp r4, #31
|
|
10002d16: d806 bhi.n 10002d26 <_ftoa+0x2ae>
|
|
10002d18: 4643 mov r3, r8
|
|
10002d1a: 2b00 cmp r3, #0
|
|
10002d1c: d032 beq.n 10002d84 <_ftoa+0x30c>
|
|
10002d1e: ab0c add r3, sp, #48 @ 0x30
|
|
10002d20: 222d movs r2, #45 @ 0x2d
|
|
10002d22: 551a strb r2, [r3, r4]
|
|
10002d24: 3401 adds r4, #1
|
|
10002d26: 9b22 ldr r3, [sp, #136] @ 0x88
|
|
10002d28: 9303 str r3, [sp, #12]
|
|
10002d2a: 9b21 ldr r3, [sp, #132] @ 0x84
|
|
10002d2c: 9302 str r3, [sp, #8]
|
|
10002d2e: 9401 str r4, [sp, #4]
|
|
10002d30: ab0c add r3, sp, #48 @ 0x30
|
|
10002d32: 9300 str r3, [sp, #0]
|
|
10002d34: 464b mov r3, r9
|
|
10002d36: 465a mov r2, fp
|
|
10002d38: 9907 ldr r1, [sp, #28]
|
|
10002d3a: 9806 ldr r0, [sp, #24]
|
|
10002d3c: f7ff fac8 bl 100022d0 <_out_rev>
|
|
10002d40: b015 add sp, #84 @ 0x54
|
|
10002d42: bcf0 pop {r4, r5, r6, r7}
|
|
10002d44: 46bb mov fp, r7
|
|
10002d46: 46b2 mov sl, r6
|
|
10002d48: 46a9 mov r9, r5
|
|
10002d4a: 46a0 mov r8, r4
|
|
10002d4c: bdf0 pop {r4, r5, r6, r7, pc}
|
|
10002d4e: 9b21 ldr r3, [sp, #132] @ 0x84
|
|
10002d50: 2b00 cmp r3, #0
|
|
10002d52: d013 beq.n 10002d7c <_ftoa+0x304>
|
|
10002d54: 4643 mov r3, r8
|
|
10002d56: 2b00 cmp r3, #0
|
|
10002d58: d102 bne.n 10002d60 <_ftoa+0x2e8>
|
|
10002d5a: 330c adds r3, #12
|
|
10002d5c: 4213 tst r3, r2
|
|
10002d5e: d00f beq.n 10002d80 <_ftoa+0x308>
|
|
10002d60: 9b21 ldr r3, [sp, #132] @ 0x84
|
|
10002d62: 3b01 subs r3, #1
|
|
10002d64: 9321 str r3, [sp, #132] @ 0x84
|
|
10002d66: 0019 movs r1, r3
|
|
10002d68: e003 b.n 10002d72 <_ftoa+0x2fa>
|
|
10002d6a: ab0c add r3, sp, #48 @ 0x30
|
|
10002d6c: 2230 movs r2, #48 @ 0x30
|
|
10002d6e: 551a strb r2, [r3, r4]
|
|
10002d70: 3401 adds r4, #1
|
|
10002d72: 428c cmp r4, r1
|
|
10002d74: d2ce bcs.n 10002d14 <_ftoa+0x29c>
|
|
10002d76: 2c1f cmp r4, #31
|
|
10002d78: d9f7 bls.n 10002d6a <_ftoa+0x2f2>
|
|
10002d7a: e7cb b.n 10002d14 <_ftoa+0x29c>
|
|
10002d7c: 9921 ldr r1, [sp, #132] @ 0x84
|
|
10002d7e: e7f8 b.n 10002d72 <_ftoa+0x2fa>
|
|
10002d80: 9921 ldr r1, [sp, #132] @ 0x84
|
|
10002d82: e7f6 b.n 10002d72 <_ftoa+0x2fa>
|
|
10002d84: 9b22 ldr r3, [sp, #136] @ 0x88
|
|
10002d86: 075b lsls r3, r3, #29
|
|
10002d88: d504 bpl.n 10002d94 <_ftoa+0x31c>
|
|
10002d8a: ab0c add r3, sp, #48 @ 0x30
|
|
10002d8c: 222b movs r2, #43 @ 0x2b
|
|
10002d8e: 551a strb r2, [r3, r4]
|
|
10002d90: 3401 adds r4, #1
|
|
10002d92: e7c8 b.n 10002d26 <_ftoa+0x2ae>
|
|
10002d94: 9b22 ldr r3, [sp, #136] @ 0x88
|
|
10002d96: 071b lsls r3, r3, #28
|
|
10002d98: d5c5 bpl.n 10002d26 <_ftoa+0x2ae>
|
|
10002d9a: ab0c add r3, sp, #48 @ 0x30
|
|
10002d9c: 2220 movs r2, #32
|
|
10002d9e: 551a strb r2, [r3, r4]
|
|
10002da0: 3401 adds r4, #1
|
|
10002da2: e7c0 b.n 10002d26 <_ftoa+0x2ae>
|
|
10002da4: ffefffff .word 0xffefffff
|
|
10002da8: 7fefffff .word 0x7fefffff
|
|
10002dac: 41cdcd65 .word 0x41cdcd65
|
|
10002db0: c1cdcd65 .word 0xc1cdcd65
|
|
10002db4: 1000550c .word 0x1000550c
|
|
10002db8: 10005510 .word 0x10005510
|
|
10002dbc: 10005500 .word 0x10005500
|
|
10002dc0: 10005508 .word 0x10005508
|
|
10002dc4: 100056b8 .word 0x100056b8
|
|
10002dc8: 3fe00000 .word 0x3fe00000
|
|
|
|
10002dcc <_vsnprintf>:
|
|
10002dcc: b5f0 push {r4, r5, r6, r7, lr}
|
|
10002dce: 46de mov lr, fp
|
|
10002dd0: 4657 mov r7, sl
|
|
10002dd2: 464e mov r6, r9
|
|
10002dd4: 4645 mov r5, r8
|
|
10002dd6: b5e0 push {r5, r6, r7, lr}
|
|
10002dd8: b093 sub sp, #76 @ 0x4c
|
|
10002dda: 4682 mov sl, r0
|
|
10002ddc: 4688 mov r8, r1
|
|
10002dde: 4693 mov fp, r2
|
|
10002de0: 9311 str r3, [sp, #68] @ 0x44
|
|
10002de2: 2900 cmp r1, #0
|
|
10002de4: d100 bne.n 10002de8 <_vsnprintf+0x1c>
|
|
10002de6: e30d b.n 10003404 <_vsnprintf+0x638>
|
|
10002de8: 2500 movs r5, #0
|
|
10002dea: 4656 mov r6, sl
|
|
10002dec: 9b11 ldr r3, [sp, #68] @ 0x44
|
|
10002dee: 7818 ldrb r0, [r3, #0]
|
|
10002df0: 2800 cmp r0, #0
|
|
10002df2: d100 bne.n 10002df6 <_vsnprintf+0x2a>
|
|
10002df4: e309 b.n 1000340a <_vsnprintf+0x63e>
|
|
10002df6: 2825 cmp r0, #37 @ 0x25
|
|
10002df8: d009 beq.n 10002e0e <_vsnprintf+0x42>
|
|
10002dfa: 1c6c adds r4, r5, #1
|
|
10002dfc: 465b mov r3, fp
|
|
10002dfe: 002a movs r2, r5
|
|
10002e00: 4641 mov r1, r8
|
|
10002e02: 47b0 blx r6
|
|
10002e04: 9b11 ldr r3, [sp, #68] @ 0x44
|
|
10002e06: 3301 adds r3, #1
|
|
10002e08: 9311 str r3, [sp, #68] @ 0x44
|
|
10002e0a: 0025 movs r5, r4
|
|
10002e0c: e7ee b.n 10002dec <_vsnprintf+0x20>
|
|
10002e0e: 3301 adds r3, #1
|
|
10002e10: 9311 str r3, [sp, #68] @ 0x44
|
|
10002e12: 2700 movs r7, #0
|
|
10002e14: e020 b.n 10002e58 <_vsnprintf+0x8c>
|
|
10002e16: 2301 movs r3, #1
|
|
10002e18: 431f orrs r7, r3
|
|
10002e1a: 3201 adds r2, #1
|
|
10002e1c: 9211 str r2, [sp, #68] @ 0x44
|
|
10002e1e: 2401 movs r4, #1
|
|
10002e20: e018 b.n 10002e54 <_vsnprintf+0x88>
|
|
10002e22: 2302 movs r3, #2
|
|
10002e24: 431f orrs r7, r3
|
|
10002e26: 3201 adds r2, #1
|
|
10002e28: 9211 str r2, [sp, #68] @ 0x44
|
|
10002e2a: 2401 movs r4, #1
|
|
10002e2c: e012 b.n 10002e54 <_vsnprintf+0x88>
|
|
10002e2e: 2304 movs r3, #4
|
|
10002e30: 431f orrs r7, r3
|
|
10002e32: 3201 adds r2, #1
|
|
10002e34: 9211 str r2, [sp, #68] @ 0x44
|
|
10002e36: 2401 movs r4, #1
|
|
10002e38: e00c b.n 10002e54 <_vsnprintf+0x88>
|
|
10002e3a: 2308 movs r3, #8
|
|
10002e3c: 431f orrs r7, r3
|
|
10002e3e: 3201 adds r2, #1
|
|
10002e40: 9211 str r2, [sp, #68] @ 0x44
|
|
10002e42: 2401 movs r4, #1
|
|
10002e44: e006 b.n 10002e54 <_vsnprintf+0x88>
|
|
10002e46: 2310 movs r3, #16
|
|
10002e48: 431f orrs r7, r3
|
|
10002e4a: 3201 adds r2, #1
|
|
10002e4c: 9211 str r2, [sp, #68] @ 0x44
|
|
10002e4e: 2401 movs r4, #1
|
|
10002e50: e000 b.n 10002e54 <_vsnprintf+0x88>
|
|
10002e52: 2400 movs r4, #0
|
|
10002e54: 2c00 cmp r4, #0
|
|
10002e56: d009 beq.n 10002e6c <_vsnprintf+0xa0>
|
|
10002e58: 9a11 ldr r2, [sp, #68] @ 0x44
|
|
10002e5a: 7813 ldrb r3, [r2, #0]
|
|
10002e5c: 3b20 subs r3, #32
|
|
10002e5e: b2d9 uxtb r1, r3
|
|
10002e60: 2910 cmp r1, #16
|
|
10002e62: d8f6 bhi.n 10002e52 <_vsnprintf+0x86>
|
|
10002e64: 008b lsls r3, r1, #2
|
|
10002e66: 49c8 ldr r1, [pc, #800] @ (10003188 <_vsnprintf+0x3bc>)
|
|
10002e68: 58cb ldr r3, [r1, r3]
|
|
10002e6a: 469f mov pc, r3
|
|
10002e6c: 9b11 ldr r3, [sp, #68] @ 0x44
|
|
10002e6e: 781a ldrb r2, [r3, #0]
|
|
10002e70: 0013 movs r3, r2
|
|
10002e72: 3b30 subs r3, #48 @ 0x30
|
|
10002e74: b2db uxtb r3, r3
|
|
10002e76: 2b09 cmp r3, #9
|
|
10002e78: d910 bls.n 10002e9c <_vsnprintf+0xd0>
|
|
10002e7a: 2a2a cmp r2, #42 @ 0x2a
|
|
10002e7c: d013 beq.n 10002ea6 <_vsnprintf+0xda>
|
|
10002e7e: 940b str r4, [sp, #44] @ 0x2c
|
|
10002e80: 9b11 ldr r3, [sp, #68] @ 0x44
|
|
10002e82: 781a ldrb r2, [r3, #0]
|
|
10002e84: 2a2e cmp r2, #46 @ 0x2e
|
|
10002e86: d01e beq.n 10002ec6 <_vsnprintf+0xfa>
|
|
10002e88: 9a11 ldr r2, [sp, #68] @ 0x44
|
|
10002e8a: 7813 ldrb r3, [r2, #0]
|
|
10002e8c: 3b68 subs r3, #104 @ 0x68
|
|
10002e8e: b2d9 uxtb r1, r3
|
|
10002e90: 2912 cmp r1, #18
|
|
10002e92: d859 bhi.n 10002f48 <_vsnprintf+0x17c>
|
|
10002e94: 008b lsls r3, r1, #2
|
|
10002e96: 49bd ldr r1, [pc, #756] @ (1000318c <_vsnprintf+0x3c0>)
|
|
10002e98: 58cb ldr r3, [r1, r3]
|
|
10002e9a: 469f mov pc, r3
|
|
10002e9c: a811 add r0, sp, #68 @ 0x44
|
|
10002e9e: f7ff fa05 bl 100022ac <_atoi>
|
|
10002ea2: 900b str r0, [sp, #44] @ 0x2c
|
|
10002ea4: e7ec b.n 10002e80 <_vsnprintf+0xb4>
|
|
10002ea6: 9b1c ldr r3, [sp, #112] @ 0x70
|
|
10002ea8: 1d1a adds r2, r3, #4
|
|
10002eaa: 921c str r2, [sp, #112] @ 0x70
|
|
10002eac: 681b ldr r3, [r3, #0]
|
|
10002eae: 2b00 cmp r3, #0
|
|
10002eb0: db04 blt.n 10002ebc <_vsnprintf+0xf0>
|
|
10002eb2: 930b str r3, [sp, #44] @ 0x2c
|
|
10002eb4: 9b11 ldr r3, [sp, #68] @ 0x44
|
|
10002eb6: 3301 adds r3, #1
|
|
10002eb8: 9311 str r3, [sp, #68] @ 0x44
|
|
10002eba: e7e1 b.n 10002e80 <_vsnprintf+0xb4>
|
|
10002ebc: 2202 movs r2, #2
|
|
10002ebe: 4317 orrs r7, r2
|
|
10002ec0: 425b negs r3, r3
|
|
10002ec2: 930b str r3, [sp, #44] @ 0x2c
|
|
10002ec4: e7f6 b.n 10002eb4 <_vsnprintf+0xe8>
|
|
10002ec6: 2280 movs r2, #128 @ 0x80
|
|
10002ec8: 00d2 lsls r2, r2, #3
|
|
10002eca: 4317 orrs r7, r2
|
|
10002ecc: 1c5a adds r2, r3, #1
|
|
10002ece: 9211 str r2, [sp, #68] @ 0x44
|
|
10002ed0: 785a ldrb r2, [r3, #1]
|
|
10002ed2: 0013 movs r3, r2
|
|
10002ed4: 3b30 subs r3, #48 @ 0x30
|
|
10002ed6: b2db uxtb r3, r3
|
|
10002ed8: 2b09 cmp r3, #9
|
|
10002eda: d90b bls.n 10002ef4 <_vsnprintf+0x128>
|
|
10002edc: 2a2a cmp r2, #42 @ 0x2a
|
|
10002ede: d1d3 bne.n 10002e88 <_vsnprintf+0xbc>
|
|
10002ee0: 9b1c ldr r3, [sp, #112] @ 0x70
|
|
10002ee2: 1d1a adds r2, r3, #4
|
|
10002ee4: 921c str r2, [sp, #112] @ 0x70
|
|
10002ee6: 681c ldr r4, [r3, #0]
|
|
10002ee8: 2c00 cmp r4, #0
|
|
10002eea: db08 blt.n 10002efe <_vsnprintf+0x132>
|
|
10002eec: 9b11 ldr r3, [sp, #68] @ 0x44
|
|
10002eee: 3301 adds r3, #1
|
|
10002ef0: 9311 str r3, [sp, #68] @ 0x44
|
|
10002ef2: e7c9 b.n 10002e88 <_vsnprintf+0xbc>
|
|
10002ef4: a811 add r0, sp, #68 @ 0x44
|
|
10002ef6: f7ff f9d9 bl 100022ac <_atoi>
|
|
10002efa: 0004 movs r4, r0
|
|
10002efc: e7c4 b.n 10002e88 <_vsnprintf+0xbc>
|
|
10002efe: 2400 movs r4, #0
|
|
10002f00: e7f4 b.n 10002eec <_vsnprintf+0x120>
|
|
10002f02: 2380 movs r3, #128 @ 0x80
|
|
10002f04: 005b lsls r3, r3, #1
|
|
10002f06: 433b orrs r3, r7
|
|
10002f08: 1c51 adds r1, r2, #1
|
|
10002f0a: 9111 str r1, [sp, #68] @ 0x44
|
|
10002f0c: 7851 ldrb r1, [r2, #1]
|
|
10002f0e: 296c cmp r1, #108 @ 0x6c
|
|
10002f10: d001 beq.n 10002f16 <_vsnprintf+0x14a>
|
|
10002f12: 001f movs r7, r3
|
|
10002f14: e018 b.n 10002f48 <_vsnprintf+0x17c>
|
|
10002f16: 23c0 movs r3, #192 @ 0xc0
|
|
10002f18: 009b lsls r3, r3, #2
|
|
10002f1a: 431f orrs r7, r3
|
|
10002f1c: 3202 adds r2, #2
|
|
10002f1e: 9211 str r2, [sp, #68] @ 0x44
|
|
10002f20: e012 b.n 10002f48 <_vsnprintf+0x17c>
|
|
10002f22: 2380 movs r3, #128 @ 0x80
|
|
10002f24: 433b orrs r3, r7
|
|
10002f26: 1c51 adds r1, r2, #1
|
|
10002f28: 9111 str r1, [sp, #68] @ 0x44
|
|
10002f2a: 7851 ldrb r1, [r2, #1]
|
|
10002f2c: 2968 cmp r1, #104 @ 0x68
|
|
10002f2e: d001 beq.n 10002f34 <_vsnprintf+0x168>
|
|
10002f30: 001f movs r7, r3
|
|
10002f32: e009 b.n 10002f48 <_vsnprintf+0x17c>
|
|
10002f34: 23c0 movs r3, #192 @ 0xc0
|
|
10002f36: 431f orrs r7, r3
|
|
10002f38: 3202 adds r2, #2
|
|
10002f3a: 9211 str r2, [sp, #68] @ 0x44
|
|
10002f3c: e004 b.n 10002f48 <_vsnprintf+0x17c>
|
|
10002f3e: 2380 movs r3, #128 @ 0x80
|
|
10002f40: 005b lsls r3, r3, #1
|
|
10002f42: 431f orrs r7, r3
|
|
10002f44: 3201 adds r2, #1
|
|
10002f46: 9211 str r2, [sp, #68] @ 0x44
|
|
10002f48: 9b11 ldr r3, [sp, #68] @ 0x44
|
|
10002f4a: 7818 ldrb r0, [r3, #0]
|
|
10002f4c: 2867 cmp r0, #103 @ 0x67
|
|
10002f4e: d818 bhi.n 10002f82 <_vsnprintf+0x1b6>
|
|
10002f50: 2825 cmp r0, #37 @ 0x25
|
|
10002f52: d200 bcs.n 10002f56 <_vsnprintf+0x18a>
|
|
10002f54: e24c b.n 100033f0 <_vsnprintf+0x624>
|
|
10002f56: 0003 movs r3, r0
|
|
10002f58: 3b25 subs r3, #37 @ 0x25
|
|
10002f5a: b2da uxtb r2, r3
|
|
10002f5c: 2a42 cmp r2, #66 @ 0x42
|
|
10002f5e: d900 bls.n 10002f62 <_vsnprintf+0x196>
|
|
10002f60: e246 b.n 100033f0 <_vsnprintf+0x624>
|
|
10002f62: 0093 lsls r3, r2, #2
|
|
10002f64: 4a8a ldr r2, [pc, #552] @ (10003190 <_vsnprintf+0x3c4>)
|
|
10002f66: 58d3 ldr r3, [r2, r3]
|
|
10002f68: 469f mov pc, r3
|
|
10002f6a: 2380 movs r3, #128 @ 0x80
|
|
10002f6c: 009b lsls r3, r3, #2
|
|
10002f6e: 431f orrs r7, r3
|
|
10002f70: 3201 adds r2, #1
|
|
10002f72: 9211 str r2, [sp, #68] @ 0x44
|
|
10002f74: e7e8 b.n 10002f48 <_vsnprintf+0x17c>
|
|
10002f76: 2380 movs r3, #128 @ 0x80
|
|
10002f78: 005b lsls r3, r3, #1
|
|
10002f7a: 431f orrs r7, r3
|
|
10002f7c: 3201 adds r2, #1
|
|
10002f7e: 9211 str r2, [sp, #68] @ 0x44
|
|
10002f80: e7e2 b.n 10002f48 <_vsnprintf+0x17c>
|
|
10002f82: 2878 cmp r0, #120 @ 0x78
|
|
10002f84: d900 bls.n 10002f88 <_vsnprintf+0x1bc>
|
|
10002f86: e233 b.n 100033f0 <_vsnprintf+0x624>
|
|
10002f88: 2869 cmp r0, #105 @ 0x69
|
|
10002f8a: d200 bcs.n 10002f8e <_vsnprintf+0x1c2>
|
|
10002f8c: e230 b.n 100033f0 <_vsnprintf+0x624>
|
|
10002f8e: 0002 movs r2, r0
|
|
10002f90: 3a69 subs r2, #105 @ 0x69
|
|
10002f92: b2d2 uxtb r2, r2
|
|
10002f94: 2301 movs r3, #1
|
|
10002f96: 4093 lsls r3, r2
|
|
10002f98: 4a7e ldr r2, [pc, #504] @ (10003194 <_vsnprintf+0x3c8>)
|
|
10002f9a: 4213 tst r3, r2
|
|
10002f9c: d111 bne.n 10002fc2 <_vsnprintf+0x1f6>
|
|
10002f9e: 061a lsls r2, r3, #24
|
|
10002fa0: d500 bpl.n 10002fa4 <_vsnprintf+0x1d8>
|
|
10002fa2: e200 b.n 100033a6 <_vsnprintf+0x5da>
|
|
10002fa4: 055b lsls r3, r3, #21
|
|
10002fa6: d400 bmi.n 10002faa <_vsnprintf+0x1de>
|
|
10002fa8: e222 b.n 100033f0 <_vsnprintf+0x624>
|
|
10002faa: 9b1c ldr r3, [sp, #112] @ 0x70
|
|
10002fac: 1d1a adds r2, r3, #4
|
|
10002fae: 921c str r2, [sp, #112] @ 0x70
|
|
10002fb0: 681b ldr r3, [r3, #0]
|
|
10002fb2: 469a mov sl, r3
|
|
10002fb4: 2c00 cmp r4, #0
|
|
10002fb6: d000 beq.n 10002fba <_vsnprintf+0x1ee>
|
|
10002fb8: e1b2 b.n 10003320 <_vsnprintf+0x554>
|
|
10002fba: 2201 movs r2, #1
|
|
10002fbc: 4252 negs r2, r2
|
|
10002fbe: 4653 mov r3, sl
|
|
10002fc0: e18e b.n 100032e0 <_vsnprintf+0x514>
|
|
10002fc2: 286f cmp r0, #111 @ 0x6f
|
|
10002fc4: d00e beq.n 10002fe4 <_vsnprintf+0x218>
|
|
10002fc6: d806 bhi.n 10002fd6 <_vsnprintf+0x20a>
|
|
10002fc8: 2858 cmp r0, #88 @ 0x58
|
|
10002fca: d03d beq.n 10003048 <_vsnprintf+0x27c>
|
|
10002fcc: 2862 cmp r0, #98 @ 0x62
|
|
10002fce: d104 bne.n 10002fda <_vsnprintf+0x20e>
|
|
10002fd0: 2302 movs r3, #2
|
|
10002fd2: 469c mov ip, r3
|
|
10002fd4: e008 b.n 10002fe8 <_vsnprintf+0x21c>
|
|
10002fd6: 2878 cmp r0, #120 @ 0x78
|
|
10002fd8: d039 beq.n 1000304e <_vsnprintf+0x282>
|
|
10002fda: 2310 movs r3, #16
|
|
10002fdc: 439f bics r7, r3
|
|
10002fde: 3b06 subs r3, #6
|
|
10002fe0: 469c mov ip, r3
|
|
10002fe2: e001 b.n 10002fe8 <_vsnprintf+0x21c>
|
|
10002fe4: 2308 movs r3, #8
|
|
10002fe6: 469c mov ip, r3
|
|
10002fe8: 2858 cmp r0, #88 @ 0x58
|
|
10002fea: d033 beq.n 10003054 <_vsnprintf+0x288>
|
|
10002fec: 2869 cmp r0, #105 @ 0x69
|
|
10002fee: d003 beq.n 10002ff8 <_vsnprintf+0x22c>
|
|
10002ff0: 2864 cmp r0, #100 @ 0x64
|
|
10002ff2: d001 beq.n 10002ff8 <_vsnprintf+0x22c>
|
|
10002ff4: 220c movs r2, #12
|
|
10002ff6: 4397 bics r7, r2
|
|
10002ff8: 057a lsls r2, r7, #21
|
|
10002ffa: d501 bpl.n 10003000 <_vsnprintf+0x234>
|
|
10002ffc: 2201 movs r2, #1
|
|
10002ffe: 4397 bics r7, r2
|
|
10003000: 2869 cmp r0, #105 @ 0x69
|
|
10003002: d02a beq.n 1000305a <_vsnprintf+0x28e>
|
|
10003004: 2864 cmp r0, #100 @ 0x64
|
|
10003006: d028 beq.n 1000305a <_vsnprintf+0x28e>
|
|
10003008: 05ba lsls r2, r7, #22
|
|
1000300a: d500 bpl.n 1000300e <_vsnprintf+0x242>
|
|
1000300c: e09f b.n 1000314e <_vsnprintf+0x382>
|
|
1000300e: 05fa lsls r2, r7, #23
|
|
10003010: d500 bpl.n 10003014 <_vsnprintf+0x248>
|
|
10003012: e0c1 b.n 10003198 <_vsnprintf+0x3cc>
|
|
10003014: 067a lsls r2, r7, #25
|
|
10003016: d400 bmi.n 1000301a <_vsnprintf+0x24e>
|
|
10003018: e0d3 b.n 100031c2 <_vsnprintf+0x3f6>
|
|
1000301a: 9a1c ldr r2, [sp, #112] @ 0x70
|
|
1000301c: 1d11 adds r1, r2, #4
|
|
1000301e: 911c str r1, [sp, #112] @ 0x70
|
|
10003020: 6811 ldr r1, [r2, #0]
|
|
10003022: 22ff movs r2, #255 @ 0xff
|
|
10003024: 400a ands r2, r1
|
|
10003026: 9705 str r7, [sp, #20]
|
|
10003028: 9b0b ldr r3, [sp, #44] @ 0x2c
|
|
1000302a: 9304 str r3, [sp, #16]
|
|
1000302c: 9403 str r4, [sp, #12]
|
|
1000302e: 4663 mov r3, ip
|
|
10003030: 9302 str r3, [sp, #8]
|
|
10003032: 2300 movs r3, #0
|
|
10003034: 9301 str r3, [sp, #4]
|
|
10003036: 9200 str r2, [sp, #0]
|
|
10003038: 465b mov r3, fp
|
|
1000303a: 002a movs r2, r5
|
|
1000303c: 4641 mov r1, r8
|
|
1000303e: 0030 movs r0, r6
|
|
10003040: f7ff fa25 bl 1000248e <_ntoa_long>
|
|
10003044: 0005 movs r5, r0
|
|
10003046: e027 b.n 10003098 <_vsnprintf+0x2cc>
|
|
10003048: 2310 movs r3, #16
|
|
1000304a: 469c mov ip, r3
|
|
1000304c: e7cc b.n 10002fe8 <_vsnprintf+0x21c>
|
|
1000304e: 2310 movs r3, #16
|
|
10003050: 469c mov ip, r3
|
|
10003052: e7c9 b.n 10002fe8 <_vsnprintf+0x21c>
|
|
10003054: 2220 movs r2, #32
|
|
10003056: 4317 orrs r7, r2
|
|
10003058: e7c8 b.n 10002fec <_vsnprintf+0x220>
|
|
1000305a: 05ba lsls r2, r7, #22
|
|
1000305c: d420 bmi.n 100030a0 <_vsnprintf+0x2d4>
|
|
1000305e: 05fa lsls r2, r7, #23
|
|
10003060: d450 bmi.n 10003104 <_vsnprintf+0x338>
|
|
10003062: 067a lsls r2, r7, #25
|
|
10003064: d566 bpl.n 10003134 <_vsnprintf+0x368>
|
|
10003066: 9a1c ldr r2, [sp, #112] @ 0x70
|
|
10003068: 1d11 adds r1, r2, #4
|
|
1000306a: 911c str r1, [sp, #112] @ 0x70
|
|
1000306c: 6811 ldr r1, [r2, #0]
|
|
1000306e: 22ff movs r2, #255 @ 0xff
|
|
10003070: 400a ands r2, r1
|
|
10003072: 17d0 asrs r0, r2, #31
|
|
10003074: 1811 adds r1, r2, r0
|
|
10003076: 4041 eors r1, r0
|
|
10003078: 9705 str r7, [sp, #20]
|
|
1000307a: 9b0b ldr r3, [sp, #44] @ 0x2c
|
|
1000307c: 9304 str r3, [sp, #16]
|
|
1000307e: 9403 str r4, [sp, #12]
|
|
10003080: 4663 mov r3, ip
|
|
10003082: 9302 str r3, [sp, #8]
|
|
10003084: 0fd2 lsrs r2, r2, #31
|
|
10003086: 9201 str r2, [sp, #4]
|
|
10003088: 9100 str r1, [sp, #0]
|
|
1000308a: 465b mov r3, fp
|
|
1000308c: 002a movs r2, r5
|
|
1000308e: 4641 mov r1, r8
|
|
10003090: 0030 movs r0, r6
|
|
10003092: f7ff f9fc bl 1000248e <_ntoa_long>
|
|
10003096: 0005 movs r5, r0
|
|
10003098: 9b11 ldr r3, [sp, #68] @ 0x44
|
|
1000309a: 3301 adds r3, #1
|
|
1000309c: 9311 str r3, [sp, #68] @ 0x44
|
|
1000309e: e6a5 b.n 10002dec <_vsnprintf+0x20>
|
|
100030a0: 9a1c ldr r2, [sp, #112] @ 0x70
|
|
100030a2: 3207 adds r2, #7
|
|
100030a4: 2107 movs r1, #7
|
|
100030a6: 438a bics r2, r1
|
|
100030a8: 0011 movs r1, r2
|
|
100030aa: 3108 adds r1, #8
|
|
100030ac: 911c str r1, [sp, #112] @ 0x70
|
|
100030ae: 6811 ldr r1, [r2, #0]
|
|
100030b0: 6853 ldr r3, [r2, #4]
|
|
100030b2: 4699 mov r9, r3
|
|
100030b4: 17db asrs r3, r3, #31
|
|
100030b6: 930c str r3, [sp, #48] @ 0x30
|
|
100030b8: 930d str r3, [sp, #52] @ 0x34
|
|
100030ba: 9a0c ldr r2, [sp, #48] @ 0x30
|
|
100030bc: 9b0d ldr r3, [sp, #52] @ 0x34
|
|
100030be: 0010 movs r0, r2
|
|
100030c0: 4048 eors r0, r1
|
|
100030c2: 900e str r0, [sp, #56] @ 0x38
|
|
100030c4: 464a mov r2, r9
|
|
100030c6: 4053 eors r3, r2
|
|
100030c8: 930f str r3, [sp, #60] @ 0x3c
|
|
100030ca: 980e ldr r0, [sp, #56] @ 0x38
|
|
100030cc: 990f ldr r1, [sp, #60] @ 0x3c
|
|
100030ce: 9a0c ldr r2, [sp, #48] @ 0x30
|
|
100030d0: 9b0d ldr r3, [sp, #52] @ 0x34
|
|
100030d2: 1a80 subs r0, r0, r2
|
|
100030d4: 4199 sbcs r1, r3
|
|
100030d6: 900e str r0, [sp, #56] @ 0x38
|
|
100030d8: 910f str r1, [sp, #60] @ 0x3c
|
|
100030da: 9708 str r7, [sp, #32]
|
|
100030dc: 9b0b ldr r3, [sp, #44] @ 0x2c
|
|
100030de: 9307 str r3, [sp, #28]
|
|
100030e0: 9406 str r4, [sp, #24]
|
|
100030e2: 4663 mov r3, ip
|
|
100030e4: 9304 str r3, [sp, #16]
|
|
100030e6: 2300 movs r3, #0
|
|
100030e8: 9305 str r3, [sp, #20]
|
|
100030ea: 464b mov r3, r9
|
|
100030ec: 0fda lsrs r2, r3, #31
|
|
100030ee: 9202 str r2, [sp, #8]
|
|
100030f0: 9000 str r0, [sp, #0]
|
|
100030f2: 9101 str r1, [sp, #4]
|
|
100030f4: 465b mov r3, fp
|
|
100030f6: 002a movs r2, r5
|
|
100030f8: 4641 mov r1, r8
|
|
100030fa: 0030 movs r0, r6
|
|
100030fc: f7ff fa25 bl 1000254a <_ntoa_long_long>
|
|
10003100: 0005 movs r5, r0
|
|
10003102: e7c9 b.n 10003098 <_vsnprintf+0x2cc>
|
|
10003104: 9a1c ldr r2, [sp, #112] @ 0x70
|
|
10003106: 1d11 adds r1, r2, #4
|
|
10003108: 911c str r1, [sp, #112] @ 0x70
|
|
1000310a: 6812 ldr r2, [r2, #0]
|
|
1000310c: 17d0 asrs r0, r2, #31
|
|
1000310e: 1811 adds r1, r2, r0
|
|
10003110: 4041 eors r1, r0
|
|
10003112: 9705 str r7, [sp, #20]
|
|
10003114: 9b0b ldr r3, [sp, #44] @ 0x2c
|
|
10003116: 9304 str r3, [sp, #16]
|
|
10003118: 9403 str r4, [sp, #12]
|
|
1000311a: 4663 mov r3, ip
|
|
1000311c: 9302 str r3, [sp, #8]
|
|
1000311e: 0fd2 lsrs r2, r2, #31
|
|
10003120: 9201 str r2, [sp, #4]
|
|
10003122: 9100 str r1, [sp, #0]
|
|
10003124: 465b mov r3, fp
|
|
10003126: 002a movs r2, r5
|
|
10003128: 4641 mov r1, r8
|
|
1000312a: 0030 movs r0, r6
|
|
1000312c: f7ff f9af bl 1000248e <_ntoa_long>
|
|
10003130: 0005 movs r5, r0
|
|
10003132: e7b1 b.n 10003098 <_vsnprintf+0x2cc>
|
|
10003134: 063a lsls r2, r7, #24
|
|
10003136: d505 bpl.n 10003144 <_vsnprintf+0x378>
|
|
10003138: 9a1c ldr r2, [sp, #112] @ 0x70
|
|
1000313a: 1d11 adds r1, r2, #4
|
|
1000313c: 911c str r1, [sp, #112] @ 0x70
|
|
1000313e: 2300 movs r3, #0
|
|
10003140: 5ed2 ldrsh r2, [r2, r3]
|
|
10003142: e796 b.n 10003072 <_vsnprintf+0x2a6>
|
|
10003144: 9a1c ldr r2, [sp, #112] @ 0x70
|
|
10003146: 1d11 adds r1, r2, #4
|
|
10003148: 911c str r1, [sp, #112] @ 0x70
|
|
1000314a: 6812 ldr r2, [r2, #0]
|
|
1000314c: e791 b.n 10003072 <_vsnprintf+0x2a6>
|
|
1000314e: 9a1c ldr r2, [sp, #112] @ 0x70
|
|
10003150: 3207 adds r2, #7
|
|
10003152: 2107 movs r1, #7
|
|
10003154: 438a bics r2, r1
|
|
10003156: 0011 movs r1, r2
|
|
10003158: 3108 adds r1, #8
|
|
1000315a: 911c str r1, [sp, #112] @ 0x70
|
|
1000315c: 9708 str r7, [sp, #32]
|
|
1000315e: 9b0b ldr r3, [sp, #44] @ 0x2c
|
|
10003160: 9307 str r3, [sp, #28]
|
|
10003162: 9406 str r4, [sp, #24]
|
|
10003164: 4663 mov r3, ip
|
|
10003166: 9304 str r3, [sp, #16]
|
|
10003168: 2300 movs r3, #0
|
|
1000316a: 9305 str r3, [sp, #20]
|
|
1000316c: 9302 str r3, [sp, #8]
|
|
1000316e: 6853 ldr r3, [r2, #4]
|
|
10003170: 6812 ldr r2, [r2, #0]
|
|
10003172: 9200 str r2, [sp, #0]
|
|
10003174: 9301 str r3, [sp, #4]
|
|
10003176: 465b mov r3, fp
|
|
10003178: 002a movs r2, r5
|
|
1000317a: 4641 mov r1, r8
|
|
1000317c: 0030 movs r0, r6
|
|
1000317e: f7ff f9e4 bl 1000254a <_ntoa_long_long>
|
|
10003182: 0005 movs r5, r0
|
|
10003184: e788 b.n 10003098 <_vsnprintf+0x2cc>
|
|
10003186: 46c0 nop @ (mov r8, r8)
|
|
10003188: 10005518 .word 0x10005518
|
|
1000318c: 1000555c .word 0x1000555c
|
|
10003190: 100055a8 .word 0x100055a8
|
|
10003194: 00009041 .word 0x00009041
|
|
10003198: 9a1c ldr r2, [sp, #112] @ 0x70
|
|
1000319a: 1d11 adds r1, r2, #4
|
|
1000319c: 911c str r1, [sp, #112] @ 0x70
|
|
1000319e: 9705 str r7, [sp, #20]
|
|
100031a0: 9b0b ldr r3, [sp, #44] @ 0x2c
|
|
100031a2: 9304 str r3, [sp, #16]
|
|
100031a4: 9403 str r4, [sp, #12]
|
|
100031a6: 4663 mov r3, ip
|
|
100031a8: 9302 str r3, [sp, #8]
|
|
100031aa: 2300 movs r3, #0
|
|
100031ac: 9301 str r3, [sp, #4]
|
|
100031ae: 6813 ldr r3, [r2, #0]
|
|
100031b0: 9300 str r3, [sp, #0]
|
|
100031b2: 465b mov r3, fp
|
|
100031b4: 002a movs r2, r5
|
|
100031b6: 4641 mov r1, r8
|
|
100031b8: 0030 movs r0, r6
|
|
100031ba: f7ff f968 bl 1000248e <_ntoa_long>
|
|
100031be: 0005 movs r5, r0
|
|
100031c0: e76a b.n 10003098 <_vsnprintf+0x2cc>
|
|
100031c2: 063a lsls r2, r7, #24
|
|
100031c4: d506 bpl.n 100031d4 <_vsnprintf+0x408>
|
|
100031c6: 9a1c ldr r2, [sp, #112] @ 0x70
|
|
100031c8: 1d11 adds r1, r2, #4
|
|
100031ca: 911c str r1, [sp, #112] @ 0x70
|
|
100031cc: 6812 ldr r2, [r2, #0]
|
|
100031ce: 0412 lsls r2, r2, #16
|
|
100031d0: 0c12 lsrs r2, r2, #16
|
|
100031d2: e728 b.n 10003026 <_vsnprintf+0x25a>
|
|
100031d4: 9a1c ldr r2, [sp, #112] @ 0x70
|
|
100031d6: 1d11 adds r1, r2, #4
|
|
100031d8: 911c str r1, [sp, #112] @ 0x70
|
|
100031da: 6812 ldr r2, [r2, #0]
|
|
100031dc: e723 b.n 10003026 <_vsnprintf+0x25a>
|
|
100031de: 2846 cmp r0, #70 @ 0x46
|
|
100031e0: d019 beq.n 10003216 <_vsnprintf+0x44a>
|
|
100031e2: 9b1c ldr r3, [sp, #112] @ 0x70
|
|
100031e4: 3307 adds r3, #7
|
|
100031e6: 2207 movs r2, #7
|
|
100031e8: 4393 bics r3, r2
|
|
100031ea: 001a movs r2, r3
|
|
100031ec: 3208 adds r2, #8
|
|
100031ee: 921c str r2, [sp, #112] @ 0x70
|
|
100031f0: 9704 str r7, [sp, #16]
|
|
100031f2: 9a0b ldr r2, [sp, #44] @ 0x2c
|
|
100031f4: 9203 str r2, [sp, #12]
|
|
100031f6: 9402 str r4, [sp, #8]
|
|
100031f8: 681a ldr r2, [r3, #0]
|
|
100031fa: 685b ldr r3, [r3, #4]
|
|
100031fc: 9200 str r2, [sp, #0]
|
|
100031fe: 9301 str r3, [sp, #4]
|
|
10003200: 465b mov r3, fp
|
|
10003202: 002a movs r2, r5
|
|
10003204: 4641 mov r1, r8
|
|
10003206: 0030 movs r0, r6
|
|
10003208: f7ff fc36 bl 10002a78 <_ftoa>
|
|
1000320c: 0005 movs r5, r0
|
|
1000320e: 9b11 ldr r3, [sp, #68] @ 0x44
|
|
10003210: 3301 adds r3, #1
|
|
10003212: 9311 str r3, [sp, #68] @ 0x44
|
|
10003214: e5ea b.n 10002dec <_vsnprintf+0x20>
|
|
10003216: 2320 movs r3, #32
|
|
10003218: 431f orrs r7, r3
|
|
1000321a: e7e2 b.n 100031e2 <_vsnprintf+0x416>
|
|
1000321c: 2867 cmp r0, #103 @ 0x67
|
|
1000321e: d001 beq.n 10003224 <_vsnprintf+0x458>
|
|
10003220: 2847 cmp r0, #71 @ 0x47
|
|
10003222: d102 bne.n 1000322a <_vsnprintf+0x45e>
|
|
10003224: 2380 movs r3, #128 @ 0x80
|
|
10003226: 011b lsls r3, r3, #4
|
|
10003228: 431f orrs r7, r3
|
|
1000322a: 2845 cmp r0, #69 @ 0x45
|
|
1000322c: d001 beq.n 10003232 <_vsnprintf+0x466>
|
|
1000322e: 2847 cmp r0, #71 @ 0x47
|
|
10003230: d101 bne.n 10003236 <_vsnprintf+0x46a>
|
|
10003232: 2320 movs r3, #32
|
|
10003234: 431f orrs r7, r3
|
|
10003236: 9b1c ldr r3, [sp, #112] @ 0x70
|
|
10003238: 3307 adds r3, #7
|
|
1000323a: 2207 movs r2, #7
|
|
1000323c: 4393 bics r3, r2
|
|
1000323e: 001a movs r2, r3
|
|
10003240: 3208 adds r2, #8
|
|
10003242: 921c str r2, [sp, #112] @ 0x70
|
|
10003244: 9704 str r7, [sp, #16]
|
|
10003246: 9a0b ldr r2, [sp, #44] @ 0x2c
|
|
10003248: 9203 str r2, [sp, #12]
|
|
1000324a: 9402 str r4, [sp, #8]
|
|
1000324c: 681a ldr r2, [r3, #0]
|
|
1000324e: 685b ldr r3, [r3, #4]
|
|
10003250: 9200 str r2, [sp, #0]
|
|
10003252: 9301 str r3, [sp, #4]
|
|
10003254: 465b mov r3, fp
|
|
10003256: 002a movs r2, r5
|
|
10003258: 4641 mov r1, r8
|
|
1000325a: 0030 movs r0, r6
|
|
1000325c: f7ff f9fc bl 10002658 <_etoa>
|
|
10003260: 0005 movs r5, r0
|
|
10003262: 9b11 ldr r3, [sp, #68] @ 0x44
|
|
10003264: 3301 adds r3, #1
|
|
10003266: 9311 str r3, [sp, #68] @ 0x44
|
|
10003268: e5c0 b.n 10002dec <_vsnprintf+0x20>
|
|
1000326a: 2302 movs r3, #2
|
|
1000326c: 001a movs r2, r3
|
|
1000326e: 403a ands r2, r7
|
|
10003270: 4691 mov r9, r2
|
|
10003272: 423b tst r3, r7
|
|
10003274: d01d beq.n 100032b2 <_vsnprintf+0x4e6>
|
|
10003276: 2401 movs r4, #1
|
|
10003278: 9b1c ldr r3, [sp, #112] @ 0x70
|
|
1000327a: 1d1a adds r2, r3, #4
|
|
1000327c: 921c str r2, [sp, #112] @ 0x70
|
|
1000327e: 1c6f adds r7, r5, #1
|
|
10003280: 7818 ldrb r0, [r3, #0]
|
|
10003282: 465b mov r3, fp
|
|
10003284: 002a movs r2, r5
|
|
10003286: 4641 mov r1, r8
|
|
10003288: 47b0 blx r6
|
|
1000328a: 464b mov r3, r9
|
|
1000328c: 2b00 cmp r3, #0
|
|
1000328e: d114 bne.n 100032ba <_vsnprintf+0x4ee>
|
|
10003290: 9b11 ldr r3, [sp, #68] @ 0x44
|
|
10003292: 3301 adds r3, #1
|
|
10003294: 9311 str r3, [sp, #68] @ 0x44
|
|
10003296: 003d movs r5, r7
|
|
10003298: e5a8 b.n 10002dec <_vsnprintf+0x20>
|
|
1000329a: 1c57 adds r7, r2, #1
|
|
1000329c: 465b mov r3, fp
|
|
1000329e: 4641 mov r1, r8
|
|
100032a0: 2020 movs r0, #32
|
|
100032a2: 47b0 blx r6
|
|
100032a4: 0023 movs r3, r4
|
|
100032a6: 003a movs r2, r7
|
|
100032a8: 1c5c adds r4, r3, #1
|
|
100032aa: 429d cmp r5, r3
|
|
100032ac: d8f5 bhi.n 1000329a <_vsnprintf+0x4ce>
|
|
100032ae: 0015 movs r5, r2
|
|
100032b0: e7e2 b.n 10003278 <_vsnprintf+0x4ac>
|
|
100032b2: 2301 movs r3, #1
|
|
100032b4: 002a movs r2, r5
|
|
100032b6: 9d0b ldr r5, [sp, #44] @ 0x2c
|
|
100032b8: e7f6 b.n 100032a8 <_vsnprintf+0x4dc>
|
|
100032ba: 003a movs r2, r7
|
|
100032bc: 46b1 mov r9, r6
|
|
100032be: 9e0b ldr r6, [sp, #44] @ 0x2c
|
|
100032c0: e006 b.n 100032d0 <_vsnprintf+0x504>
|
|
100032c2: 1c57 adds r7, r2, #1
|
|
100032c4: 465b mov r3, fp
|
|
100032c6: 4641 mov r1, r8
|
|
100032c8: 2020 movs r0, #32
|
|
100032ca: 47c8 blx r9
|
|
100032cc: 002c movs r4, r5
|
|
100032ce: 003a movs r2, r7
|
|
100032d0: 1c65 adds r5, r4, #1
|
|
100032d2: 42a6 cmp r6, r4
|
|
100032d4: d8f5 bhi.n 100032c2 <_vsnprintf+0x4f6>
|
|
100032d6: 0017 movs r7, r2
|
|
100032d8: 464e mov r6, r9
|
|
100032da: e7d9 b.n 10003290 <_vsnprintf+0x4c4>
|
|
100032dc: 3301 adds r3, #1
|
|
100032de: 000a movs r2, r1
|
|
100032e0: 7819 ldrb r1, [r3, #0]
|
|
100032e2: 2900 cmp r1, #0
|
|
100032e4: d002 beq.n 100032ec <_vsnprintf+0x520>
|
|
100032e6: 1e51 subs r1, r2, #1
|
|
100032e8: 2a00 cmp r2, #0
|
|
100032ea: d1f7 bne.n 100032dc <_vsnprintf+0x510>
|
|
100032ec: 4652 mov r2, sl
|
|
100032ee: 1a9b subs r3, r3, r2
|
|
100032f0: 2280 movs r2, #128 @ 0x80
|
|
100032f2: 00d2 lsls r2, r2, #3
|
|
100032f4: 0039 movs r1, r7
|
|
100032f6: 4011 ands r1, r2
|
|
100032f8: 4689 mov r9, r1
|
|
100032fa: 4217 tst r7, r2
|
|
100032fc: d002 beq.n 10003304 <_vsnprintf+0x538>
|
|
100032fe: 42a3 cmp r3, r4
|
|
10003300: d900 bls.n 10003304 <_vsnprintf+0x538>
|
|
10003302: 0023 movs r3, r4
|
|
10003304: 2202 movs r2, #2
|
|
10003306: 0011 movs r1, r2
|
|
10003308: 4039 ands r1, r7
|
|
1000330a: 9110 str r1, [sp, #64] @ 0x40
|
|
1000330c: 423a tst r2, r7
|
|
1000330e: d009 beq.n 10003324 <_vsnprintf+0x558>
|
|
10003310: 002a movs r2, r5
|
|
10003312: 0025 movs r5, r4
|
|
10003314: 4657 mov r7, sl
|
|
10003316: 469a mov sl, r3
|
|
10003318: 0033 movs r3, r6
|
|
1000331a: 464e mov r6, r9
|
|
1000331c: 4699 mov r9, r3
|
|
1000331e: e021 b.n 10003364 <_vsnprintf+0x598>
|
|
10003320: 0022 movs r2, r4
|
|
10003322: e64c b.n 10002fbe <_vsnprintf+0x1f2>
|
|
10003324: 002a movs r2, r5
|
|
10003326: 4645 mov r5, r8
|
|
10003328: 46a0 mov r8, r4
|
|
1000332a: e006 b.n 1000333a <_vsnprintf+0x56e>
|
|
1000332c: 1c54 adds r4, r2, #1
|
|
1000332e: 465b mov r3, fp
|
|
10003330: 0029 movs r1, r5
|
|
10003332: 2020 movs r0, #32
|
|
10003334: 47b0 blx r6
|
|
10003336: 003b movs r3, r7
|
|
10003338: 0022 movs r2, r4
|
|
1000333a: 1c5f adds r7, r3, #1
|
|
1000333c: 990b ldr r1, [sp, #44] @ 0x2c
|
|
1000333e: 4299 cmp r1, r3
|
|
10003340: d8f4 bhi.n 1000332c <_vsnprintf+0x560>
|
|
10003342: 4644 mov r4, r8
|
|
10003344: 46a8 mov r8, r5
|
|
10003346: 003b movs r3, r7
|
|
10003348: 0025 movs r5, r4
|
|
1000334a: 4657 mov r7, sl
|
|
1000334c: 469a mov sl, r3
|
|
1000334e: 0033 movs r3, r6
|
|
10003350: 464e mov r6, r9
|
|
10003352: 4699 mov r9, r3
|
|
10003354: e006 b.n 10003364 <_vsnprintf+0x598>
|
|
10003356: 001d movs r5, r3
|
|
10003358: 3701 adds r7, #1
|
|
1000335a: 1c54 adds r4, r2, #1
|
|
1000335c: 465b mov r3, fp
|
|
1000335e: 4641 mov r1, r8
|
|
10003360: 47c8 blx r9
|
|
10003362: 0022 movs r2, r4
|
|
10003364: 7838 ldrb r0, [r7, #0]
|
|
10003366: 2800 cmp r0, #0
|
|
10003368: d004 beq.n 10003374 <_vsnprintf+0x5a8>
|
|
1000336a: 2e00 cmp r6, #0
|
|
1000336c: d0f4 beq.n 10003358 <_vsnprintf+0x58c>
|
|
1000336e: 1e6b subs r3, r5, #1
|
|
10003370: 2d00 cmp r5, #0
|
|
10003372: d1f0 bne.n 10003356 <_vsnprintf+0x58a>
|
|
10003374: 0015 movs r5, r2
|
|
10003376: 4653 mov r3, sl
|
|
10003378: 464e mov r6, r9
|
|
1000337a: 9a10 ldr r2, [sp, #64] @ 0x40
|
|
1000337c: 2a00 cmp r2, #0
|
|
1000337e: d103 bne.n 10003388 <_vsnprintf+0x5bc>
|
|
10003380: 9b11 ldr r3, [sp, #68] @ 0x44
|
|
10003382: 3301 adds r3, #1
|
|
10003384: 9311 str r3, [sp, #68] @ 0x44
|
|
10003386: e531 b.n 10002dec <_vsnprintf+0x20>
|
|
10003388: 9f0b ldr r7, [sp, #44] @ 0x2c
|
|
1000338a: 002a movs r2, r5
|
|
1000338c: e006 b.n 1000339c <_vsnprintf+0x5d0>
|
|
1000338e: 1c55 adds r5, r2, #1
|
|
10003390: 465b mov r3, fp
|
|
10003392: 4641 mov r1, r8
|
|
10003394: 2020 movs r0, #32
|
|
10003396: 47b0 blx r6
|
|
10003398: 0023 movs r3, r4
|
|
1000339a: 002a movs r2, r5
|
|
1000339c: 1c5c adds r4, r3, #1
|
|
1000339e: 429f cmp r7, r3
|
|
100033a0: d8f5 bhi.n 1000338e <_vsnprintf+0x5c2>
|
|
100033a2: 0015 movs r5, r2
|
|
100033a4: e7ec b.n 10003380 <_vsnprintf+0x5b4>
|
|
100033a6: 2321 movs r3, #33 @ 0x21
|
|
100033a8: 433b orrs r3, r7
|
|
100033aa: 9a1c ldr r2, [sp, #112] @ 0x70
|
|
100033ac: 1d11 adds r1, r2, #4
|
|
100033ae: 911c str r1, [sp, #112] @ 0x70
|
|
100033b0: 6812 ldr r2, [r2, #0]
|
|
100033b2: 9305 str r3, [sp, #20]
|
|
100033b4: 2308 movs r3, #8
|
|
100033b6: 9304 str r3, [sp, #16]
|
|
100033b8: 9403 str r4, [sp, #12]
|
|
100033ba: 3308 adds r3, #8
|
|
100033bc: 9302 str r3, [sp, #8]
|
|
100033be: 2300 movs r3, #0
|
|
100033c0: 9301 str r3, [sp, #4]
|
|
100033c2: 9200 str r2, [sp, #0]
|
|
100033c4: 465b mov r3, fp
|
|
100033c6: 002a movs r2, r5
|
|
100033c8: 4641 mov r1, r8
|
|
100033ca: 0030 movs r0, r6
|
|
100033cc: f7ff f85f bl 1000248e <_ntoa_long>
|
|
100033d0: 0005 movs r5, r0
|
|
100033d2: 9b11 ldr r3, [sp, #68] @ 0x44
|
|
100033d4: 3301 adds r3, #1
|
|
100033d6: 9311 str r3, [sp, #68] @ 0x44
|
|
100033d8: e508 b.n 10002dec <_vsnprintf+0x20>
|
|
100033da: 1c6c adds r4, r5, #1
|
|
100033dc: 465b mov r3, fp
|
|
100033de: 002a movs r2, r5
|
|
100033e0: 4641 mov r1, r8
|
|
100033e2: 2025 movs r0, #37 @ 0x25
|
|
100033e4: 47b0 blx r6
|
|
100033e6: 9b11 ldr r3, [sp, #68] @ 0x44
|
|
100033e8: 3301 adds r3, #1
|
|
100033ea: 9311 str r3, [sp, #68] @ 0x44
|
|
100033ec: 0025 movs r5, r4
|
|
100033ee: e4fd b.n 10002dec <_vsnprintf+0x20>
|
|
100033f0: 1c6c adds r4, r5, #1
|
|
100033f2: 465b mov r3, fp
|
|
100033f4: 002a movs r2, r5
|
|
100033f6: 4641 mov r1, r8
|
|
100033f8: 47b0 blx r6
|
|
100033fa: 9b11 ldr r3, [sp, #68] @ 0x44
|
|
100033fc: 3301 adds r3, #1
|
|
100033fe: 9311 str r3, [sp, #68] @ 0x44
|
|
10003400: 0025 movs r5, r4
|
|
10003402: e4f3 b.n 10002dec <_vsnprintf+0x20>
|
|
10003404: 4b0a ldr r3, [pc, #40] @ (10003430 <_vsnprintf+0x664>)
|
|
10003406: 469a mov sl, r3
|
|
10003408: e4ee b.n 10002de8 <_vsnprintf+0x1c>
|
|
1000340a: 46b2 mov sl, r6
|
|
1000340c: 455d cmp r5, fp
|
|
1000340e: d30d bcc.n 1000342c <_vsnprintf+0x660>
|
|
10003410: 465b mov r3, fp
|
|
10003412: 1e5a subs r2, r3, #1
|
|
10003414: 465b mov r3, fp
|
|
10003416: 4641 mov r1, r8
|
|
10003418: 2000 movs r0, #0
|
|
1000341a: 47d0 blx sl
|
|
1000341c: 0028 movs r0, r5
|
|
1000341e: b013 add sp, #76 @ 0x4c
|
|
10003420: bcf0 pop {r4, r5, r6, r7}
|
|
10003422: 46bb mov fp, r7
|
|
10003424: 46b2 mov sl, r6
|
|
10003426: 46a9 mov r9, r5
|
|
10003428: 46a0 mov r8, r4
|
|
1000342a: bdf0 pop {r4, r5, r6, r7, pc}
|
|
1000342c: 002a movs r2, r5
|
|
1000342e: e7f1 b.n 10003414 <_vsnprintf+0x648>
|
|
10003430: 1000229d .word 0x1000229d
|
|
|
|
10003434 <vfctprintf>:
|
|
10003434: b500 push {lr}
|
|
10003436: b085 sub sp, #20
|
|
10003438: 9002 str r0, [sp, #8]
|
|
1000343a: 9103 str r1, [sp, #12]
|
|
1000343c: 2101 movs r1, #1
|
|
1000343e: 4804 ldr r0, [pc, #16] @ (10003450 <vfctprintf+0x1c>)
|
|
10003440: 9300 str r3, [sp, #0]
|
|
10003442: 0013 movs r3, r2
|
|
10003444: 424a negs r2, r1
|
|
10003446: a902 add r1, sp, #8
|
|
10003448: f7ff fcc0 bl 10002dcc <_vsnprintf>
|
|
1000344c: b005 add sp, #20
|
|
1000344e: bd00 pop {pc}
|
|
10003450: 1000229f .word 0x1000229f
|
|
|
|
10003454 <__aeabi_bits_init>:
|
|
10003454: 4801 ldr r0, [pc, #4] @ (1000345c <__aeabi_bits_init+0x8>)
|
|
10003456: 2104 movs r1, #4
|
|
10003458: 4b01 ldr r3, [pc, #4] @ (10003460 <__aeabi_bits_init+0xc>)
|
|
1000345a: 4718 bx r3
|
|
1000345c: 20000330 .word 0x20000330
|
|
10003460: 10003485 .word 0x10003485
|
|
|
|
10003464 <rom_func_lookup>:
|
|
10003464: b510 push {r4, lr}
|
|
10003466: 0001 movs r1, r0
|
|
10003468: 2318 movs r3, #24
|
|
1000346a: 881b ldrh r3, [r3, #0]
|
|
1000346c: 2214 movs r2, #20
|
|
1000346e: 8810 ldrh r0, [r2, #0]
|
|
10003470: 4798 blx r3
|
|
10003472: bd10 pop {r4, pc}
|
|
|
|
10003474 <rom_data_lookup>:
|
|
10003474: b510 push {r4, lr}
|
|
10003476: 0001 movs r1, r0
|
|
10003478: 2318 movs r3, #24
|
|
1000347a: 881b ldrh r3, [r3, #0]
|
|
1000347c: 2216 movs r2, #22
|
|
1000347e: 8810 ldrh r0, [r2, #0]
|
|
10003480: 4798 blx r3
|
|
10003482: bd10 pop {r4, pc}
|
|
|
|
10003484 <rom_funcs_lookup>:
|
|
10003484: b5f0 push {r4, r5, r6, r7, lr}
|
|
10003486: 46c6 mov lr, r8
|
|
10003488: b500 push {lr}
|
|
1000348a: 0007 movs r7, r0
|
|
1000348c: 000e movs r6, r1
|
|
1000348e: 2500 movs r5, #0
|
|
10003490: 2301 movs r3, #1
|
|
10003492: 4698 mov r8, r3
|
|
10003494: e000 b.n 10003498 <rom_funcs_lookup+0x14>
|
|
10003496: 3501 adds r5, #1
|
|
10003498: 42b5 cmp r5, r6
|
|
1000349a: d20a bcs.n 100034b2 <rom_funcs_lookup+0x2e>
|
|
1000349c: 00ac lsls r4, r5, #2
|
|
1000349e: 193c adds r4, r7, r4
|
|
100034a0: 6820 ldr r0, [r4, #0]
|
|
100034a2: f7ff ffdf bl 10003464 <rom_func_lookup>
|
|
100034a6: 6020 str r0, [r4, #0]
|
|
100034a8: 2800 cmp r0, #0
|
|
100034aa: d1f4 bne.n 10003496 <rom_funcs_lookup+0x12>
|
|
100034ac: 2300 movs r3, #0
|
|
100034ae: 4698 mov r8, r3
|
|
100034b0: e7f1 b.n 10003496 <rom_funcs_lookup+0x12>
|
|
100034b2: 4640 mov r0, r8
|
|
100034b4: bc80 pop {r7}
|
|
100034b6: 46b8 mov r8, r7
|
|
100034b8: bdf0 pop {r4, r5, r6, r7, pc}
|
|
...
|
|
|
|
100034bc <__wrap___aeabi_idiv>:
|
|
100034bc: 4a12 ldr r2, [pc, #72] @ (10003508 <divmod_s32s32_savestate+0x18>)
|
|
100034be: 6f93 ldr r3, [r2, #120] @ 0x78
|
|
100034c0: 089b lsrs r3, r3, #2
|
|
100034c2: d215 bcs.n 100034f0 <divmod_s32s32_savestate>
|
|
|
|
100034c4 <divmod_s32s32_unsafe>:
|
|
100034c4: 6690 str r0, [r2, #104] @ 0x68
|
|
100034c6: 66d1 str r1, [r2, #108] @ 0x6c
|
|
100034c8: 2900 cmp r1, #0
|
|
100034ca: d005 beq.n 100034d8 <divmod_s32s32_unsafe+0x14>
|
|
100034cc: e7ff b.n 100034ce <divmod_s32s32_unsafe+0xa>
|
|
100034ce: e7ff b.n 100034d0 <divmod_s32s32_unsafe+0xc>
|
|
100034d0: e7ff b.n 100034d2 <divmod_s32s32_unsafe+0xe>
|
|
100034d2: 6f51 ldr r1, [r2, #116] @ 0x74
|
|
100034d4: 6f10 ldr r0, [r2, #112] @ 0x70
|
|
100034d6: 4770 bx lr
|
|
100034d8: b504 push {r2, lr}
|
|
100034da: 2180 movs r1, #128 @ 0x80
|
|
100034dc: 0609 lsls r1, r1, #24
|
|
100034de: 17c2 asrs r2, r0, #31
|
|
100034e0: 4051 eors r1, r2
|
|
100034e2: 2800 cmp r0, #0
|
|
100034e4: d000 beq.n 100034e8 <divmod_s32s32_unsafe+0x24>
|
|
100034e6: 43c8 mvns r0, r1
|
|
100034e8: f001 fa7a bl 100049e0 <____aeabi_idiv0_veneer>
|
|
100034ec: 2100 movs r1, #0
|
|
100034ee: bd04 pop {r2, pc}
|
|
|
|
100034f0 <divmod_s32s32_savestate>:
|
|
100034f0: b5f0 push {r4, r5, r6, r7, lr}
|
|
100034f2: 6e14 ldr r4, [r2, #96] @ 0x60
|
|
100034f4: 6e55 ldr r5, [r2, #100] @ 0x64
|
|
100034f6: 6f57 ldr r7, [r2, #116] @ 0x74
|
|
100034f8: 6f16 ldr r6, [r2, #112] @ 0x70
|
|
100034fa: f7ff ffe3 bl 100034c4 <divmod_s32s32_unsafe>
|
|
100034fe: 6614 str r4, [r2, #96] @ 0x60
|
|
10003500: 6655 str r5, [r2, #100] @ 0x64
|
|
10003502: 6757 str r7, [r2, #116] @ 0x74
|
|
10003504: 6716 str r6, [r2, #112] @ 0x70
|
|
10003506: bdf0 pop {r4, r5, r6, r7, pc}
|
|
10003508: d0000000 .word 0xd0000000
|
|
|
|
1000350c <__wrap___aeabi_uidiv>:
|
|
1000350c: 4a11 ldr r2, [pc, #68] @ (10003554 <divmod_u32u32_savestate+0x18>)
|
|
1000350e: 6f93 ldr r3, [r2, #120] @ 0x78
|
|
10003510: 089b lsrs r3, r3, #2
|
|
10003512: d213 bcs.n 1000353c <divmod_u32u32_savestate>
|
|
|
|
10003514 <divmod_u32u32_unsafe>:
|
|
10003514: 6610 str r0, [r2, #96] @ 0x60
|
|
10003516: 6651 str r1, [r2, #100] @ 0x64
|
|
10003518: 2900 cmp r1, #0
|
|
1000351a: d005 beq.n 10003528 <divmod_u32u32_unsafe+0x14>
|
|
1000351c: e7ff b.n 1000351e <divmod_u32u32_unsafe+0xa>
|
|
1000351e: e7ff b.n 10003520 <divmod_u32u32_unsafe+0xc>
|
|
10003520: e7ff b.n 10003522 <divmod_u32u32_unsafe+0xe>
|
|
10003522: 6f51 ldr r1, [r2, #116] @ 0x74
|
|
10003524: 6f10 ldr r0, [r2, #112] @ 0x70
|
|
10003526: 4770 bx lr
|
|
10003528: b504 push {r2, lr}
|
|
1000352a: 2800 cmp r0, #0
|
|
1000352c: d001 beq.n 10003532 <divmod_u32u32_unsafe+0x1e>
|
|
1000352e: 2000 movs r0, #0
|
|
10003530: 43c0 mvns r0, r0
|
|
10003532: f001 fa55 bl 100049e0 <____aeabi_idiv0_veneer>
|
|
10003536: 2100 movs r1, #0
|
|
10003538: bd04 pop {r2, pc}
|
|
1000353a: 46c0 nop @ (mov r8, r8)
|
|
|
|
1000353c <divmod_u32u32_savestate>:
|
|
1000353c: b5f0 push {r4, r5, r6, r7, lr}
|
|
1000353e: 6e14 ldr r4, [r2, #96] @ 0x60
|
|
10003540: 6e55 ldr r5, [r2, #100] @ 0x64
|
|
10003542: 6f57 ldr r7, [r2, #116] @ 0x74
|
|
10003544: 6f16 ldr r6, [r2, #112] @ 0x70
|
|
10003546: f7ff ffe5 bl 10003514 <divmod_u32u32_unsafe>
|
|
1000354a: 6614 str r4, [r2, #96] @ 0x60
|
|
1000354c: 6655 str r5, [r2, #100] @ 0x64
|
|
1000354e: 6757 str r7, [r2, #116] @ 0x74
|
|
10003550: 6716 str r6, [r2, #112] @ 0x70
|
|
10003552: bdf0 pop {r4, r5, r6, r7, pc}
|
|
10003554: d0000000 .word 0xd0000000
|
|
|
|
10003558 <__wrap___aeabi_ldivmod>:
|
|
10003558: 4694 mov ip, r2
|
|
1000355a: 4a4a ldr r2, [pc, #296] @ (10003684 <udiv0+0x1a>)
|
|
1000355c: 6f92 ldr r2, [r2, #120] @ 0x78
|
|
1000355e: 0892 lsrs r2, r2, #2
|
|
10003560: 4662 mov r2, ip
|
|
10003562: d201 bcs.n 10003568 <divmod_s64s64_savestate>
|
|
10003564: e028 b.n 100035b8 <divmod_s64s64_unsafe>
|
|
10003566: 46c0 nop @ (mov r8, r8)
|
|
|
|
10003568 <divmod_s64s64_savestate>:
|
|
10003568: b5f0 push {r4, r5, r6, r7, lr}
|
|
1000356a: 4e46 ldr r6, [pc, #280] @ (10003684 <udiv0+0x1a>)
|
|
1000356c: 6e34 ldr r4, [r6, #96] @ 0x60
|
|
1000356e: 6e75 ldr r5, [r6, #100] @ 0x64
|
|
10003570: 6f77 ldr r7, [r6, #116] @ 0x74
|
|
10003572: 6f36 ldr r6, [r6, #112] @ 0x70
|
|
10003574: f000 f820 bl 100035b8 <divmod_s64s64_unsafe>
|
|
10003578: 4694 mov ip, r2
|
|
1000357a: 4a42 ldr r2, [pc, #264] @ (10003684 <udiv0+0x1a>)
|
|
1000357c: 6614 str r4, [r2, #96] @ 0x60
|
|
1000357e: 6655 str r5, [r2, #100] @ 0x64
|
|
10003580: 6757 str r7, [r2, #116] @ 0x74
|
|
10003582: 6716 str r6, [r2, #112] @ 0x70
|
|
10003584: 4662 mov r2, ip
|
|
10003586: bdf0 pop {r4, r5, r6, r7, pc}
|
|
|
|
10003588 <__wrap___aeabi_uldivmod>:
|
|
10003588: 4694 mov ip, r2
|
|
1000358a: 4a3e ldr r2, [pc, #248] @ (10003684 <udiv0+0x1a>)
|
|
1000358c: 6f92 ldr r2, [r2, #120] @ 0x78
|
|
1000358e: 0892 lsrs r2, r2, #2
|
|
10003590: 4662 mov r2, ip
|
|
10003592: d201 bcs.n 10003598 <divmod_u64u64_savestate>
|
|
10003594: e054 b.n 10003640 <divmod_u64u64_unsafe>
|
|
10003596: 46c0 nop @ (mov r8, r8)
|
|
|
|
10003598 <divmod_u64u64_savestate>:
|
|
10003598: b5f0 push {r4, r5, r6, r7, lr}
|
|
1000359a: 4e3a ldr r6, [pc, #232] @ (10003684 <udiv0+0x1a>)
|
|
1000359c: 6e34 ldr r4, [r6, #96] @ 0x60
|
|
1000359e: 6e75 ldr r5, [r6, #100] @ 0x64
|
|
100035a0: 6f77 ldr r7, [r6, #116] @ 0x74
|
|
100035a2: 6f36 ldr r6, [r6, #112] @ 0x70
|
|
100035a4: f000 f84c bl 10003640 <divmod_u64u64_unsafe>
|
|
100035a8: 4694 mov ip, r2
|
|
100035aa: 4a36 ldr r2, [pc, #216] @ (10003684 <udiv0+0x1a>)
|
|
100035ac: 6614 str r4, [r2, #96] @ 0x60
|
|
100035ae: 6655 str r5, [r2, #100] @ 0x64
|
|
100035b0: 6757 str r7, [r2, #116] @ 0x74
|
|
100035b2: 6716 str r6, [r2, #112] @ 0x70
|
|
100035b4: 4662 mov r2, ip
|
|
100035b6: bdf0 pop {r4, r5, r6, r7, pc}
|
|
|
|
100035b8 <divmod_s64s64_unsafe>:
|
|
100035b8: 2b00 cmp r3, #0
|
|
100035ba: db24 blt.n 10003606 <l41_1+0x26>
|
|
100035bc: d011 beq.n 100035e2 <l41_1+0x2>
|
|
100035be: 2900 cmp r1, #0
|
|
100035c0: da3e bge.n 10003640 <divmod_u64u64_unsafe>
|
|
100035c2: b500 push {lr}
|
|
100035c4: 43c9 mvns r1, r1
|
|
100035c6: 4240 negs r0, r0
|
|
100035c8: d100 bne.n 100035cc <l39_1>
|
|
100035ca: 3101 adds r1, #1
|
|
|
|
100035cc <l39_1>:
|
|
100035cc: f000 f838 bl 10003640 <divmod_u64u64_unsafe>
|
|
100035d0: 43c9 mvns r1, r1
|
|
100035d2: 4240 negs r0, r0
|
|
100035d4: d100 bne.n 100035d8 <l40_1>
|
|
100035d6: 3101 adds r1, #1
|
|
|
|
100035d8 <l40_1>:
|
|
100035d8: 43db mvns r3, r3
|
|
100035da: 4252 negs r2, r2
|
|
100035dc: d100 bne.n 100035e0 <l41_1>
|
|
100035de: 3301 adds r3, #1
|
|
|
|
100035e0 <l41_1>:
|
|
100035e0: bd00 pop {pc}
|
|
100035e2: 2a00 cmp r2, #0
|
|
100035e4: d1eb bne.n 100035be <divmod_s64s64_unsafe+0x6>
|
|
100035e6: 2800 cmp r0, #0
|
|
100035e8: d101 bne.n 100035ee <l41_1+0xe>
|
|
100035ea: 2900 cmp r1, #0
|
|
100035ec: d005 beq.n 100035fa <l41_1+0x1a>
|
|
100035ee: 2000 movs r0, #0
|
|
100035f0: 0fc9 lsrs r1, r1, #31
|
|
100035f2: 07c9 lsls r1, r1, #31
|
|
100035f4: d101 bne.n 100035fa <l41_1+0x1a>
|
|
100035f6: 43c0 mvns r0, r0
|
|
100035f8: 0841 lsrs r1, r0, #1
|
|
100035fa: b500 push {lr}
|
|
100035fc: f001 f9e8 bl 100049d0 <____aeabi_ldiv0_veneer>
|
|
10003600: 2200 movs r2, #0
|
|
10003602: 2300 movs r3, #0
|
|
10003604: bd00 pop {pc}
|
|
10003606: b500 push {lr}
|
|
10003608: 2900 cmp r1, #0
|
|
1000360a: db0a blt.n 10003622 <l43_1+0x2>
|
|
1000360c: 43db mvns r3, r3
|
|
1000360e: 4252 negs r2, r2
|
|
10003610: d100 bne.n 10003614 <l42_1>
|
|
10003612: 3301 adds r3, #1
|
|
|
|
10003614 <l42_1>:
|
|
10003614: f000 f814 bl 10003640 <divmod_u64u64_unsafe>
|
|
10003618: 43c9 mvns r1, r1
|
|
1000361a: 4240 negs r0, r0
|
|
1000361c: d100 bne.n 10003620 <l43_1>
|
|
1000361e: 3101 adds r1, #1
|
|
|
|
10003620 <l43_1>:
|
|
10003620: bd00 pop {pc}
|
|
10003622: 43c9 mvns r1, r1
|
|
10003624: 4240 negs r0, r0
|
|
10003626: d100 bne.n 1000362a <l44_1>
|
|
10003628: 3101 adds r1, #1
|
|
|
|
1000362a <l44_1>:
|
|
1000362a: 43db mvns r3, r3
|
|
1000362c: 4252 negs r2, r2
|
|
1000362e: d100 bne.n 10003632 <l45_1>
|
|
10003630: 3301 adds r3, #1
|
|
|
|
10003632 <l45_1>:
|
|
10003632: f000 f805 bl 10003640 <divmod_u64u64_unsafe>
|
|
10003636: 43db mvns r3, r3
|
|
10003638: 4252 negs r2, r2
|
|
1000363a: d100 bne.n 1000363e <l46_1>
|
|
1000363c: 3301 adds r3, #1
|
|
|
|
1000363e <l46_1>:
|
|
1000363e: bd00 pop {pc}
|
|
|
|
10003640 <divmod_u64u64_unsafe>:
|
|
10003640: 2900 cmp r1, #0
|
|
10003642: d123 bne.n 1000368c <y64>
|
|
10003644: 2b00 cmp r3, #0
|
|
10003646: d118 bne.n 1000367a <udiv0+0x10>
|
|
10003648: 2a00 cmp r2, #0
|
|
1000364a: d00c beq.n 10003666 <divmod_u64u64_unsafe+0x26>
|
|
1000364c: 46bc mov ip, r7
|
|
1000364e: 4f0d ldr r7, [pc, #52] @ (10003684 <udiv0+0x1a>)
|
|
10003650: 6638 str r0, [r7, #96] @ 0x60
|
|
10003652: 667a str r2, [r7, #100] @ 0x64
|
|
10003654: 2100 movs r1, #0
|
|
10003656: 2300 movs r3, #0
|
|
10003658: e7ff b.n 1000365a <divmod_u64u64_unsafe+0x1a>
|
|
1000365a: e7ff b.n 1000365c <divmod_u64u64_unsafe+0x1c>
|
|
1000365c: e7ff b.n 1000365e <divmod_u64u64_unsafe+0x1e>
|
|
1000365e: 6f7a ldr r2, [r7, #116] @ 0x74
|
|
10003660: 6f38 ldr r0, [r7, #112] @ 0x70
|
|
10003662: 4667 mov r7, ip
|
|
10003664: 4770 bx lr
|
|
10003666: 2800 cmp r0, #0
|
|
10003668: d001 beq.n 1000366e <udiv0+0x4>
|
|
|
|
1000366a <udiv0>:
|
|
1000366a: 4807 ldr r0, [pc, #28] @ (10003688 <udiv0+0x1e>)
|
|
1000366c: 0001 movs r1, r0
|
|
1000366e: b500 push {lr}
|
|
10003670: f001 f9ae bl 100049d0 <____aeabi_ldiv0_veneer>
|
|
10003674: 2200 movs r2, #0
|
|
10003676: 2300 movs r3, #0
|
|
10003678: bd00 pop {pc}
|
|
1000367a: 0002 movs r2, r0
|
|
1000367c: 000b movs r3, r1
|
|
1000367e: 2000 movs r0, #0
|
|
10003680: 2100 movs r1, #0
|
|
10003682: 4770 bx lr
|
|
10003684: d0000000 .word 0xd0000000
|
|
10003688: ffffffff .word 0xffffffff
|
|
|
|
1000368c <y64>:
|
|
1000368c: 2b00 cmp r3, #0
|
|
1000368e: d000 beq.n 10003692 <y64+0x6>
|
|
10003690: e0bf b.n 10003812 <y64_x48>
|
|
10003692: 0c13 lsrs r3, r2, #16
|
|
10003694: d128 bne.n 100036e8 <y64_x32>
|
|
10003696: 2a00 cmp r2, #0
|
|
10003698: d0e7 beq.n 1000366a <udiv0>
|
|
1000369a: b480 push {r7}
|
|
1000369c: 4f11 ldr r7, [pc, #68] @ (100036e4 <y64+0x58>)
|
|
1000369e: 6639 str r1, [r7, #96] @ 0x60
|
|
100036a0: 667a str r2, [r7, #100] @ 0x64
|
|
100036a2: e7ff b.n 100036a4 <y64+0x18>
|
|
100036a4: e7ff b.n 100036a6 <y64+0x1a>
|
|
100036a6: b430 push {r4, r5}
|
|
100036a8: 0c04 lsrs r4, r0, #16
|
|
100036aa: 6f7b ldr r3, [r7, #116] @ 0x74
|
|
100036ac: 6f39 ldr r1, [r7, #112] @ 0x70
|
|
100036ae: 041b lsls r3, r3, #16
|
|
100036b0: 4323 orrs r3, r4
|
|
100036b2: 663b str r3, [r7, #96] @ 0x60
|
|
100036b4: 667a str r2, [r7, #100] @ 0x64
|
|
100036b6: e7ff b.n 100036b8 <y64+0x2c>
|
|
100036b8: e7ff b.n 100036ba <y64+0x2e>
|
|
100036ba: e7ff b.n 100036bc <y64+0x30>
|
|
100036bc: 46c0 nop @ (mov r8, r8)
|
|
100036be: b284 uxth r4, r0
|
|
100036c0: 6f7b ldr r3, [r7, #116] @ 0x74
|
|
100036c2: 6f3d ldr r5, [r7, #112] @ 0x70
|
|
100036c4: 041b lsls r3, r3, #16
|
|
100036c6: 4323 orrs r3, r4
|
|
100036c8: 663b str r3, [r7, #96] @ 0x60
|
|
100036ca: 667a str r2, [r7, #100] @ 0x64
|
|
100036cc: e7ff b.n 100036ce <y64+0x42>
|
|
100036ce: e7ff b.n 100036d0 <y64+0x44>
|
|
100036d0: 46c0 nop @ (mov r8, r8)
|
|
100036d2: 2300 movs r3, #0
|
|
100036d4: 042c lsls r4, r5, #16
|
|
100036d6: 0c2d lsrs r5, r5, #16
|
|
100036d8: 6f7a ldr r2, [r7, #116] @ 0x74
|
|
100036da: 6f38 ldr r0, [r7, #112] @ 0x70
|
|
100036dc: 1900 adds r0, r0, r4
|
|
100036de: 4169 adcs r1, r5
|
|
100036e0: bcb0 pop {r4, r5, r7}
|
|
100036e2: 4770 bx lr
|
|
100036e4: d0000000 .word 0xd0000000
|
|
|
|
100036e8 <y64_x32>:
|
|
100036e8: b5f0 push {r4, r5, r6, r7, lr}
|
|
100036ea: 4694 mov ip, r2
|
|
100036ec: 2500 movs r5, #0
|
|
100036ee: 0e14 lsrs r4, r2, #24
|
|
100036f0: d101 bne.n 100036f6 <y64_x32+0xe>
|
|
100036f2: 0212 lsls r2, r2, #8
|
|
100036f4: 3508 adds r5, #8
|
|
100036f6: 0f14 lsrs r4, r2, #28
|
|
100036f8: d101 bne.n 100036fe <y64_x32+0x16>
|
|
100036fa: 0112 lsls r2, r2, #4
|
|
100036fc: 3504 adds r5, #4
|
|
100036fe: 0f94 lsrs r4, r2, #30
|
|
10003700: d101 bne.n 10003706 <y64_x32+0x1e>
|
|
10003702: 0092 lsls r2, r2, #2
|
|
10003704: 3502 adds r5, #2
|
|
10003706: 0fd4 lsrs r4, r2, #31
|
|
10003708: d101 bne.n 1000370e <y64_x32+0x26>
|
|
1000370a: 0052 lsls r2, r2, #1
|
|
1000370c: 3501 adds r5, #1
|
|
1000370e: 0bd4 lsrs r4, r2, #15
|
|
10003710: 3401 adds r4, #1
|
|
10003712: 4f25 ldr r7, [pc, #148] @ (100037a8 <y64_x32+0xc0>)
|
|
10003714: 667c str r4, [r7, #100] @ 0x64
|
|
10003716: 4c25 ldr r4, [pc, #148] @ (100037ac <y64_x32+0xc4>)
|
|
10003718: 663c str r4, [r7, #96] @ 0x60
|
|
1000371a: 0c0e lsrs r6, r1, #16
|
|
1000371c: b293 uxth r3, r2
|
|
1000371e: e7ff b.n 10003720 <y64_x32+0x38>
|
|
10003720: e7ff b.n 10003722 <y64_x32+0x3a>
|
|
10003722: e7ff b.n 10003724 <y64_x32+0x3c>
|
|
10003724: 6f3c ldr r4, [r7, #112] @ 0x70
|
|
10003726: 4366 muls r6, r4
|
|
10003728: 0c36 lsrs r6, r6, #16
|
|
1000372a: 0377 lsls r7, r6, #13
|
|
1000372c: 46be mov lr, r7
|
|
1000372e: 4373 muls r3, r6
|
|
10003730: 0bdf lsrs r7, r3, #15
|
|
10003732: 045b lsls r3, r3, #17
|
|
10003734: 1ac0 subs r0, r0, r3
|
|
10003736: 41b9 sbcs r1, r7
|
|
10003738: 0c13 lsrs r3, r2, #16
|
|
1000373a: 4373 muls r3, r6
|
|
1000373c: 18db adds r3, r3, r3
|
|
1000373e: 1ac9 subs r1, r1, r3
|
|
10003740: 08ce lsrs r6, r1, #3
|
|
10003742: 4366 muls r6, r4
|
|
10003744: 0c36 lsrs r6, r6, #16
|
|
10003746: 44b6 add lr, r6
|
|
10003748: b293 uxth r3, r2
|
|
1000374a: 4373 muls r3, r6
|
|
1000374c: 0f1f lsrs r7, r3, #28
|
|
1000374e: 011b lsls r3, r3, #4
|
|
10003750: 1ac0 subs r0, r0, r3
|
|
10003752: 41b9 sbcs r1, r7
|
|
10003754: 0c13 lsrs r3, r2, #16
|
|
10003756: 4373 muls r3, r6
|
|
10003758: 0b1f lsrs r7, r3, #12
|
|
1000375a: 051b lsls r3, r3, #20
|
|
1000375c: 1ac0 subs r0, r0, r3
|
|
1000375e: 41b9 sbcs r1, r7
|
|
10003760: 0d86 lsrs r6, r0, #22
|
|
10003762: 028f lsls r7, r1, #10
|
|
10003764: 433e orrs r6, r7
|
|
10003766: 4366 muls r6, r4
|
|
10003768: 0c36 lsrs r6, r6, #16
|
|
1000376a: 2d09 cmp r5, #9
|
|
1000376c: db24 blt.n 100037b8 <last0>
|
|
1000376e: 0a52 lsrs r2, r2, #9
|
|
10003770: 4372 muls r2, r6
|
|
10003772: 1a80 subs r0, r0, r2
|
|
10003774: 0377 lsls r7, r6, #13
|
|
10003776: 0a46 lsrs r6, r0, #9
|
|
10003778: 4366 muls r6, r4
|
|
1000377a: 0c36 lsrs r6, r6, #16
|
|
1000377c: 2316 movs r3, #22
|
|
1000377e: 1b5b subs r3, r3, r5
|
|
10003780: 40de lsrs r6, r3
|
|
10003782: 40df lsrs r7, r3
|
|
10003784: 19bf adds r7, r7, r6
|
|
10003786: 4664 mov r4, ip
|
|
10003788: 4366 muls r6, r4
|
|
1000378a: 1b82 subs r2, r0, r6
|
|
1000378c: 4670 mov r0, lr
|
|
1000378e: 3504 adds r5, #4
|
|
10003790: 3306 adds r3, #6
|
|
10003792: 0001 movs r1, r0
|
|
10003794: 40d9 lsrs r1, r3
|
|
10003796: 40a8 lsls r0, r5
|
|
10003798: 19c0 adds r0, r0, r7
|
|
1000379a: d300 bcc.n 1000379e <y64_x32+0xb6>
|
|
1000379c: 3101 adds r1, #1
|
|
1000379e: 42a2 cmp r2, r4
|
|
100037a0: d206 bcs.n 100037b0 <y64_x32+0xc8>
|
|
100037a2: 2300 movs r3, #0
|
|
100037a4: bdf0 pop {r4, r5, r6, r7, pc}
|
|
100037a6: 0000 .short 0x0000
|
|
100037a8: d0000000 .word 0xd0000000
|
|
100037ac: ffffffff .word 0xffffffff
|
|
100037b0: 1b12 subs r2, r2, r4
|
|
100037b2: 3001 adds r0, #1
|
|
100037b4: d3f3 bcc.n 1000379e <y64_x32+0xb6>
|
|
100037b6: e7f1 b.n 1000379c <y64_x32+0xb4>
|
|
|
|
100037b8 <last0>:
|
|
100037b8: 2709 movs r7, #9
|
|
100037ba: 1b7f subs r7, r7, r5
|
|
100037bc: 40fe lsrs r6, r7
|
|
100037be: 4664 mov r4, ip
|
|
100037c0: b2a2 uxth r2, r4
|
|
100037c2: 4372 muls r2, r6
|
|
100037c4: 1a80 subs r0, r0, r2
|
|
100037c6: d200 bcs.n 100037ca <last0+0x12>
|
|
100037c8: 3901 subs r1, #1
|
|
100037ca: 0c22 lsrs r2, r4, #16
|
|
100037cc: 4372 muls r2, r6
|
|
100037ce: 0c13 lsrs r3, r2, #16
|
|
100037d0: 0412 lsls r2, r2, #16
|
|
100037d2: 1a82 subs r2, r0, r2
|
|
100037d4: 4199 sbcs r1, r3
|
|
100037d6: 000b movs r3, r1
|
|
100037d8: 4670 mov r0, lr
|
|
100037da: 3504 adds r5, #4
|
|
100037dc: 3713 adds r7, #19
|
|
100037de: 0001 movs r1, r0
|
|
100037e0: 40f9 lsrs r1, r7
|
|
100037e2: 40a8 lsls r0, r5
|
|
100037e4: 1980 adds r0, r0, r6
|
|
100037e6: d300 bcc.n 100037ea <last0+0x32>
|
|
100037e8: 3101 adds r1, #1
|
|
100037ea: 2b00 cmp r3, #0
|
|
100037ec: d102 bne.n 100037f4 <last0+0x3c>
|
|
100037ee: 42a2 cmp r2, r4
|
|
100037f0: d20a bcs.n 10003808 <last0+0x50>
|
|
100037f2: bdf0 pop {r4, r5, r6, r7, pc}
|
|
100037f4: 3001 adds r0, #1
|
|
100037f6: d300 bcc.n 100037fa <last0+0x42>
|
|
100037f8: 3101 adds r1, #1
|
|
100037fa: 1b12 subs r2, r2, r4
|
|
100037fc: d2fa bcs.n 100037f4 <last0+0x3c>
|
|
100037fe: 3b01 subs r3, #1
|
|
10003800: d1f8 bne.n 100037f4 <last0+0x3c>
|
|
10003802: 42a2 cmp r2, r4
|
|
10003804: d200 bcs.n 10003808 <last0+0x50>
|
|
10003806: bdf0 pop {r4, r5, r6, r7, pc}
|
|
10003808: 3001 adds r0, #1
|
|
1000380a: d300 bcc.n 1000380e <last0+0x56>
|
|
1000380c: 3101 adds r1, #1
|
|
1000380e: 1b12 subs r2, r2, r4
|
|
10003810: e7f7 b.n 10003802 <last0+0x4a>
|
|
|
|
10003812 <y64_x48>:
|
|
10003812: b5f0 push {r4, r5, r6, r7, lr}
|
|
10003814: 0c1c lsrs r4, r3, #16
|
|
10003816: d000 beq.n 1000381a <y64_x48+0x8>
|
|
10003818: e080 b.n 1000391c <y64_x64>
|
|
1000381a: b40c push {r2, r3}
|
|
1000381c: 2500 movs r5, #0
|
|
1000381e: 0a1c lsrs r4, r3, #8
|
|
10003820: d104 bne.n 1000382c <y64_x48+0x1a>
|
|
10003822: 021b lsls r3, r3, #8
|
|
10003824: 0e16 lsrs r6, r2, #24
|
|
10003826: 4333 orrs r3, r6
|
|
10003828: 0212 lsls r2, r2, #8
|
|
1000382a: 3508 adds r5, #8
|
|
1000382c: 0b1c lsrs r4, r3, #12
|
|
1000382e: d104 bne.n 1000383a <y64_x48+0x28>
|
|
10003830: 011b lsls r3, r3, #4
|
|
10003832: 0f16 lsrs r6, r2, #28
|
|
10003834: 4333 orrs r3, r6
|
|
10003836: 0112 lsls r2, r2, #4
|
|
10003838: 3504 adds r5, #4
|
|
1000383a: 0b9c lsrs r4, r3, #14
|
|
1000383c: d104 bne.n 10003848 <y64_x48+0x36>
|
|
1000383e: 009b lsls r3, r3, #2
|
|
10003840: 0f96 lsrs r6, r2, #30
|
|
10003842: 4333 orrs r3, r6
|
|
10003844: 0092 lsls r2, r2, #2
|
|
10003846: 3502 adds r5, #2
|
|
10003848: 0bdc lsrs r4, r3, #15
|
|
1000384a: d102 bne.n 10003852 <y64_x48+0x40>
|
|
1000384c: 1892 adds r2, r2, r2
|
|
1000384e: 415b adcs r3, r3
|
|
10003850: 3501 adds r5, #1
|
|
10003852: 001c movs r4, r3
|
|
10003854: 1897 adds r7, r2, r2
|
|
10003856: 4164 adcs r4, r4
|
|
10003858: 3401 adds r4, #1
|
|
1000385a: 4f46 ldr r7, [pc, #280] @ (10003974 <y64_x64+0x58>)
|
|
1000385c: 667c str r4, [r7, #100] @ 0x64
|
|
1000385e: 4c46 ldr r4, [pc, #280] @ (10003978 <y64_x64+0x5c>)
|
|
10003860: 663c str r4, [r7, #96] @ 0x60
|
|
10003862: 0c0e lsrs r6, r1, #16
|
|
10003864: e7ff b.n 10003866 <y64_x48+0x54>
|
|
10003866: e7ff b.n 10003868 <y64_x48+0x56>
|
|
10003868: e7ff b.n 1000386a <y64_x48+0x58>
|
|
1000386a: 46c0 nop @ (mov r8, r8)
|
|
1000386c: 6f3c ldr r4, [r7, #112] @ 0x70
|
|
1000386e: 4366 muls r6, r4
|
|
10003870: 0c36 lsrs r6, r6, #16
|
|
10003872: 0377 lsls r7, r6, #13
|
|
10003874: 46be mov lr, r7
|
|
10003876: b297 uxth r7, r2
|
|
10003878: 4377 muls r7, r6
|
|
1000387a: 1bc0 subs r0, r0, r7
|
|
1000387c: d200 bcs.n 10003880 <y64_x48+0x6e>
|
|
1000387e: 3901 subs r1, #1
|
|
10003880: 1bc0 subs r0, r0, r7
|
|
10003882: d200 bcs.n 10003886 <y64_x48+0x74>
|
|
10003884: 3901 subs r1, #1
|
|
10003886: b29f uxth r7, r3
|
|
10003888: 4377 muls r7, r6
|
|
1000388a: 1bc9 subs r1, r1, r7
|
|
1000388c: 1bc9 subs r1, r1, r7
|
|
1000388e: 0c17 lsrs r7, r2, #16
|
|
10003890: 4377 muls r7, r6
|
|
10003892: 047e lsls r6, r7, #17
|
|
10003894: 0bff lsrs r7, r7, #15
|
|
10003896: 1b80 subs r0, r0, r6
|
|
10003898: 41b9 sbcs r1, r7
|
|
1000389a: 08ce lsrs r6, r1, #3
|
|
1000389c: 4366 muls r6, r4
|
|
1000389e: 0c36 lsrs r6, r6, #16
|
|
100038a0: 2d0c cmp r5, #12
|
|
100038a2: db33 blt.n 1000390c <last1>
|
|
100038a4: 44b6 add lr, r6
|
|
100038a6: 0b12 lsrs r2, r2, #12
|
|
100038a8: 051f lsls r7, r3, #20
|
|
100038aa: 433a orrs r2, r7
|
|
100038ac: 0b1b lsrs r3, r3, #12
|
|
100038ae: b297 uxth r7, r2
|
|
100038b0: 4377 muls r7, r6
|
|
100038b2: 1bc0 subs r0, r0, r7
|
|
100038b4: d200 bcs.n 100038b8 <y64_x48+0xa6>
|
|
100038b6: 3901 subs r1, #1
|
|
100038b8: b29f uxth r7, r3
|
|
100038ba: 4377 muls r7, r6
|
|
100038bc: 1bc9 subs r1, r1, r7
|
|
100038be: 0c17 lsrs r7, r2, #16
|
|
100038c0: 4377 muls r7, r6
|
|
100038c2: 043e lsls r6, r7, #16
|
|
100038c4: 0c3f lsrs r7, r7, #16
|
|
100038c6: 1b80 subs r0, r0, r6
|
|
100038c8: 41b9 sbcs r1, r7
|
|
100038ca: 0d86 lsrs r6, r0, #22
|
|
100038cc: 028f lsls r7, r1, #10
|
|
100038ce: 433e orrs r6, r7
|
|
100038d0: 4366 muls r6, r4
|
|
100038d2: 2729 movs r7, #41 @ 0x29
|
|
100038d4: 1b7f subs r7, r7, r5
|
|
100038d6: 40fe lsrs r6, r7
|
|
100038d8: 3d0c subs r5, #12
|
|
100038da: 4677 mov r7, lr
|
|
100038dc: 40af lsls r7, r5
|
|
100038de: 19bf adds r7, r7, r6
|
|
100038e0: bc30 pop {r4, r5}
|
|
100038e2: b2a2 uxth r2, r4
|
|
100038e4: b2ab uxth r3, r5
|
|
100038e6: 4372 muls r2, r6
|
|
100038e8: 4373 muls r3, r6
|
|
100038ea: 1a80 subs r0, r0, r2
|
|
100038ec: 4199 sbcs r1, r3
|
|
100038ee: 0c22 lsrs r2, r4, #16
|
|
100038f0: 4372 muls r2, r6
|
|
100038f2: 0c13 lsrs r3, r2, #16
|
|
100038f4: 0412 lsls r2, r2, #16
|
|
100038f6: 1a80 subs r0, r0, r2
|
|
100038f8: 4199 sbcs r1, r3
|
|
100038fa: 0002 movs r2, r0
|
|
100038fc: 000b movs r3, r1
|
|
100038fe: 3701 adds r7, #1
|
|
10003900: 1b00 subs r0, r0, r4
|
|
10003902: 41a9 sbcs r1, r5
|
|
10003904: d2f9 bcs.n 100038fa <y64_x48+0xe8>
|
|
10003906: 1e78 subs r0, r7, #1
|
|
10003908: 2100 movs r1, #0
|
|
1000390a: bdf0 pop {r4, r5, r6, r7, pc}
|
|
|
|
1000390c <last1>:
|
|
1000390c: 270c movs r7, #12
|
|
1000390e: 1b7f subs r7, r7, r5
|
|
10003910: 40fe lsrs r6, r7
|
|
10003912: 4677 mov r7, lr
|
|
10003914: 0b7f lsrs r7, r7, #13
|
|
10003916: 40af lsls r7, r5
|
|
10003918: 19ff adds r7, r7, r7
|
|
1000391a: e7e0 b.n 100038de <y64_x48+0xcc>
|
|
|
|
1000391c <y64_x64>:
|
|
1000391c: 2400 movs r4, #0
|
|
1000391e: 1c5d adds r5, r3, #1
|
|
10003920: d007 beq.n 10003932 <y64_x64+0x16>
|
|
10003922: 4f14 ldr r7, [pc, #80] @ (10003974 <y64_x64+0x58>)
|
|
10003924: 667d str r5, [r7, #100] @ 0x64
|
|
10003926: 6639 str r1, [r7, #96] @ 0x60
|
|
10003928: e7ff b.n 1000392a <y64_x64+0xe>
|
|
1000392a: e7ff b.n 1000392c <y64_x64+0x10>
|
|
1000392c: e7ff b.n 1000392e <y64_x64+0x12>
|
|
1000392e: e7ff b.n 10003930 <y64_x64+0x14>
|
|
10003930: 6f3c ldr r4, [r7, #112] @ 0x70
|
|
10003932: b295 uxth r5, r2
|
|
10003934: b29e uxth r6, r3
|
|
10003936: 4365 muls r5, r4
|
|
10003938: 4366 muls r6, r4
|
|
1000393a: 1b40 subs r0, r0, r5
|
|
1000393c: 41b1 sbcs r1, r6
|
|
1000393e: 0c15 lsrs r5, r2, #16
|
|
10003940: 0c1e lsrs r6, r3, #16
|
|
10003942: 4365 muls r5, r4
|
|
10003944: 4366 muls r6, r4
|
|
10003946: 0436 lsls r6, r6, #16
|
|
10003948: 0c2f lsrs r7, r5, #16
|
|
1000394a: 433e orrs r6, r7
|
|
1000394c: 042d lsls r5, r5, #16
|
|
1000394e: 1b40 subs r0, r0, r5
|
|
10003950: 41b1 sbcs r1, r6
|
|
10003952: 4299 cmp r1, r3
|
|
10003954: d204 bcs.n 10003960 <y64_x64+0x44>
|
|
10003956: 0002 movs r2, r0
|
|
10003958: 000b movs r3, r1
|
|
1000395a: 0020 movs r0, r4
|
|
1000395c: 2100 movs r1, #0
|
|
1000395e: bdf0 pop {r4, r5, r6, r7, pc}
|
|
10003960: d101 bne.n 10003966 <y64_x64+0x4a>
|
|
10003962: 4290 cmp r0, r2
|
|
10003964: d3f7 bcc.n 10003956 <y64_x64+0x3a>
|
|
10003966: 1a80 subs r0, r0, r2
|
|
10003968: 4199 sbcs r1, r3
|
|
1000396a: 3401 adds r4, #1
|
|
1000396c: 4299 cmp r1, r3
|
|
1000396e: d3f2 bcc.n 10003956 <y64_x64+0x3a>
|
|
10003970: e7f6 b.n 10003960 <y64_x64+0x44>
|
|
10003972: 0000 .short 0x0000
|
|
10003974: d0000000 .word 0xd0000000
|
|
10003978: ffffffff .word 0xffffffff
|
|
|
|
1000397c <__wrap___aeabi_drsub>:
|
|
1000397c: 4048 eors r0, r1
|
|
1000397e: 4041 eors r1, r0
|
|
10003980: 4048 eors r0, r1
|
|
|
|
10003982 <__wrap___aeabi_dsub>:
|
|
10003982: b418 push {r3, r4}
|
|
10003984: 4b1b ldr r3, [pc, #108] @ (100039f4 <__wrap___aeabi_dmul+0x12>)
|
|
10003986: 685b ldr r3, [r3, #4]
|
|
10003988: 46fc mov ip, pc
|
|
1000398a: 9301 str r3, [sp, #4]
|
|
1000398c: bd08 pop {r3, pc}
|
|
1000398e: df04 .short 0xdf04
|
|
10003990: 10003c5b .word 0x10003c5b
|
|
|
|
10003994 <__wrap___aeabi_dadd>:
|
|
10003994: b418 push {r3, r4}
|
|
10003996: 4b17 ldr r3, [pc, #92] @ (100039f4 <__wrap___aeabi_dmul+0x12>)
|
|
10003998: 681b ldr r3, [r3, #0]
|
|
1000399a: 46fc mov ip, pc
|
|
1000399c: 9301 str r3, [sp, #4]
|
|
1000399e: bd08 pop {r3, pc}
|
|
100039a0: 3c65df00 .word 0x3c65df00
|
|
100039a4: 1000 .short 0x1000
|
|
|
|
100039a6 <__wrap___aeabi_ddiv>:
|
|
100039a6: 4694 mov ip, r2
|
|
100039a8: 4a13 ldr r2, [pc, #76] @ (100039f8 <__wrap___aeabi_dmul+0x16>)
|
|
100039aa: 6f92 ldr r2, [r2, #120] @ 0x78
|
|
100039ac: 0892 lsrs r2, r2, #2
|
|
100039ae: d209 bcs.n 100039c4 <ddiv_save_state>
|
|
100039b0: 4662 mov r2, ip
|
|
|
|
100039b2 <ddiv_shim_call>:
|
|
100039b2: b418 push {r3, r4}
|
|
100039b4: 4b0f ldr r3, [pc, #60] @ (100039f4 <__wrap___aeabi_dmul+0x12>)
|
|
100039b6: 68db ldr r3, [r3, #12]
|
|
100039b8: 46fc mov ip, pc
|
|
100039ba: 9301 str r3, [sp, #4]
|
|
100039bc: bd08 pop {r3, pc}
|
|
100039be: df0c .short 0xdf0c
|
|
100039c0: 10003f1d .word 0x10003f1d
|
|
|
|
100039c4 <ddiv_save_state>:
|
|
100039c4: 4a0c ldr r2, [pc, #48] @ (100039f8 <__wrap___aeabi_dmul+0x16>)
|
|
100039c6: b5f0 push {r4, r5, r6, r7, lr}
|
|
100039c8: 6e14 ldr r4, [r2, #96] @ 0x60
|
|
100039ca: 6e55 ldr r5, [r2, #100] @ 0x64
|
|
100039cc: 6f57 ldr r7, [r2, #116] @ 0x74
|
|
100039ce: 6f16 ldr r6, [r2, #112] @ 0x70
|
|
100039d0: 4662 mov r2, ip
|
|
100039d2: f7ff ffee bl 100039b2 <ddiv_shim_call>
|
|
100039d6: 4a08 ldr r2, [pc, #32] @ (100039f8 <__wrap___aeabi_dmul+0x16>)
|
|
100039d8: 6614 str r4, [r2, #96] @ 0x60
|
|
100039da: 6655 str r5, [r2, #100] @ 0x64
|
|
100039dc: 6757 str r7, [r2, #116] @ 0x74
|
|
100039de: 6716 str r6, [r2, #112] @ 0x70
|
|
100039e0: bdf0 pop {r4, r5, r6, r7, pc}
|
|
|
|
100039e2 <__wrap___aeabi_dmul>:
|
|
100039e2: b418 push {r3, r4}
|
|
100039e4: 4b03 ldr r3, [pc, #12] @ (100039f4 <__wrap___aeabi_dmul+0x12>)
|
|
100039e6: 689b ldr r3, [r3, #8]
|
|
100039e8: 46fc mov ip, pc
|
|
100039ea: 9301 str r3, [sp, #4]
|
|
100039ec: bd08 pop {r3, pc}
|
|
100039ee: df08 .short 0xdf08
|
|
100039f0: 10003dc1 .word 0x10003dc1
|
|
100039f4: 2000053c .word 0x2000053c
|
|
100039f8: d0000000 .word 0xd0000000
|
|
|
|
100039fc <__wrap___aeabi_cdrcmple>:
|
|
100039fc: b5ff push {r0, r1, r2, r3, r4, r5, r6, r7, lr}
|
|
100039fe: 4050 eors r0, r2
|
|
10003a00: 4042 eors r2, r0
|
|
10003a02: 4050 eors r0, r2
|
|
10003a04: 4059 eors r1, r3
|
|
10003a06: 404b eors r3, r1
|
|
10003a08: 4059 eors r1, r3
|
|
10003a0a: e000 b.n 10003a0e <__aeabi_dfcmple_guts>
|
|
|
|
10003a0c <__wrap___aeabi_cdcmpeq>:
|
|
10003a0c: b5ff push {r0, r1, r2, r3, r4, r5, r6, r7, lr}
|
|
|
|
10003a0e <__aeabi_dfcmple_guts>:
|
|
10003a0e: 4f15 ldr r7, [pc, #84] @ (10003a64 <__aeabi_dfcmple_guts+0x56>)
|
|
10003a10: 004c lsls r4, r1, #1
|
|
10003a12: 0d64 lsrs r4, r4, #21
|
|
10003a14: d003 beq.n 10003a1e <__aeabi_dfcmple_guts+0x10>
|
|
10003a16: 42bc cmp r4, r7
|
|
10003a18: d104 bne.n 10003a24 <__aeabi_dfcmple_guts+0x16>
|
|
10003a1a: 030c lsls r4, r1, #12
|
|
10003a1c: d814 bhi.n 10003a48 <__aeabi_dfcmple_guts+0x3a>
|
|
10003a1e: 2000 movs r0, #0
|
|
10003a20: 0d09 lsrs r1, r1, #20
|
|
10003a22: 0509 lsls r1, r1, #20
|
|
10003a24: 005c lsls r4, r3, #1
|
|
10003a26: 0d64 lsrs r4, r4, #21
|
|
10003a28: d003 beq.n 10003a32 <__aeabi_dfcmple_guts+0x24>
|
|
10003a2a: 42bc cmp r4, r7
|
|
10003a2c: d104 bne.n 10003a38 <__aeabi_dfcmple_guts+0x2a>
|
|
10003a2e: 031c lsls r4, r3, #12
|
|
10003a30: d80a bhi.n 10003a48 <__aeabi_dfcmple_guts+0x3a>
|
|
10003a32: 2200 movs r2, #0
|
|
10003a34: 0d1b lsrs r3, r3, #20
|
|
10003a36: 051b lsls r3, r3, #20
|
|
10003a38: 2601 movs r6, #1
|
|
10003a3a: 404b eors r3, r1
|
|
10003a3c: d409 bmi.n 10003a52 <__aeabi_dfcmple_guts+0x44>
|
|
10003a3e: 404b eors r3, r1
|
|
10003a40: d503 bpl.n 10003a4a <__aeabi_dfcmple_guts+0x3c>
|
|
10003a42: 428b cmp r3, r1
|
|
10003a44: d100 bne.n 10003a48 <__aeabi_dfcmple_guts+0x3a>
|
|
10003a46: 4282 cmp r2, r0
|
|
10003a48: bdff pop {r0, r1, r2, r3, r4, r5, r6, r7, pc}
|
|
10003a4a: 4299 cmp r1, r3
|
|
10003a4c: d1fc bne.n 10003a48 <__aeabi_dfcmple_guts+0x3a>
|
|
10003a4e: 4290 cmp r0, r2
|
|
10003a50: bdff pop {r0, r1, r2, r3, r4, r5, r6, r7, pc}
|
|
10003a52: 430b orrs r3, r1
|
|
10003a54: 18db adds r3, r3, r3
|
|
10003a56: 4303 orrs r3, r0
|
|
10003a58: 4313 orrs r3, r2
|
|
10003a5a: d0f5 beq.n 10003a48 <__aeabi_dfcmple_guts+0x3a>
|
|
10003a5c: 43c9 mvns r1, r1
|
|
10003a5e: 1849 adds r1, r1, r1
|
|
10003a60: bdff pop {r0, r1, r2, r3, r4, r5, r6, r7, pc}
|
|
10003a62: 0000 .short 0x0000
|
|
10003a64: 000007ff .word 0x000007ff
|
|
|
|
10003a68 <__wrap___aeabi_dcmplt>:
|
|
10003a68: b500 push {lr}
|
|
10003a6a: f7ff ffcf bl 10003a0c <__wrap___aeabi_cdcmpeq>
|
|
10003a6e: 4180 sbcs r0, r0
|
|
10003a70: bd00 pop {pc}
|
|
10003a72: 46c0 nop @ (mov r8, r8)
|
|
|
|
10003a74 <__wrap___aeabi_dcmple>:
|
|
10003a74: b500 push {lr}
|
|
10003a76: f7ff ffc9 bl 10003a0c <__wrap___aeabi_cdcmpeq>
|
|
10003a7a: d901 bls.n 10003a80 <__wrap___aeabi_dcmple+0xc>
|
|
10003a7c: 2000 movs r0, #0
|
|
10003a7e: bd00 pop {pc}
|
|
10003a80: 2001 movs r0, #1
|
|
10003a82: bd00 pop {pc}
|
|
|
|
10003a84 <__wrap___aeabi_dcmpge>:
|
|
10003a84: b500 push {lr}
|
|
10003a86: f7ff ffb9 bl 100039fc <__wrap___aeabi_cdrcmple>
|
|
10003a8a: d901 bls.n 10003a90 <__wrap___aeabi_dcmpge+0xc>
|
|
10003a8c: 2000 movs r0, #0
|
|
10003a8e: bd00 pop {pc}
|
|
10003a90: 2001 movs r0, #1
|
|
10003a92: bd00 pop {pc}
|
|
|
|
10003a94 <__wrap___aeabi_dcmpgt>:
|
|
10003a94: b500 push {lr}
|
|
10003a96: f7ff ffb1 bl 100039fc <__wrap___aeabi_cdrcmple>
|
|
10003a9a: 4180 sbcs r0, r0
|
|
10003a9c: bd00 pop {pc}
|
|
|
|
10003a9e <__wrap___aeabi_dcmpun>:
|
|
10003a9e: 2001 movs r0, #1
|
|
10003aa0: 0540 lsls r0, r0, #21
|
|
10003aa2: 004a lsls r2, r1, #1
|
|
10003aa4: 1812 adds r2, r2, r0
|
|
10003aa6: d804 bhi.n 10003ab2 <__wrap___aeabi_dcmpun+0x14>
|
|
10003aa8: 005a lsls r2, r3, #1
|
|
10003aaa: 1812 adds r2, r2, r0
|
|
10003aac: d801 bhi.n 10003ab2 <__wrap___aeabi_dcmpun+0x14>
|
|
10003aae: 2000 movs r0, #0
|
|
10003ab0: 4770 bx lr
|
|
10003ab2: 2001 movs r0, #1
|
|
10003ab4: 4770 bx lr
|
|
10003ab6: 2000 movs r0, #0
|
|
10003ab8: 4770 bx lr
|
|
...
|
|
|
|
10003abc <__wrap___aeabi_ui2d>:
|
|
10003abc: 2100 movs r1, #0
|
|
10003abe: 2800 cmp r0, #0
|
|
10003ac0: d105 bne.n 10003ace <__wrap___aeabi_i2d+0xa>
|
|
10003ac2: 4770 bx lr
|
|
|
|
10003ac4 <__wrap___aeabi_i2d>:
|
|
10003ac4: 17c1 asrs r1, r0, #31
|
|
10003ac6: 4048 eors r0, r1
|
|
10003ac8: 1a40 subs r0, r0, r1
|
|
10003aca: d0fa beq.n 10003ac2 <__wrap___aeabi_ui2d+0x6>
|
|
10003acc: 07c9 lsls r1, r1, #31
|
|
10003ace: b513 push {r0, r1, r4, lr}
|
|
10003ad0: 4b06 ldr r3, [pc, #24] @ (10003aec <__wrap___aeabi_i2d+0x28>)
|
|
10003ad2: 681b ldr r3, [r3, #0]
|
|
10003ad4: 4798 blx r3
|
|
10003ad6: bc0c pop {r2, r3}
|
|
10003ad8: 1c44 adds r4, r0, #1
|
|
10003ada: 40a2 lsls r2, r4
|
|
10003adc: 0510 lsls r0, r2, #20
|
|
10003ade: 0b12 lsrs r2, r2, #12
|
|
10003ae0: 4903 ldr r1, [pc, #12] @ (10003af0 <__wrap___aeabi_i2d+0x2c>)
|
|
10003ae2: 1b09 subs r1, r1, r4
|
|
10003ae4: 0509 lsls r1, r1, #20
|
|
10003ae6: 4319 orrs r1, r3
|
|
10003ae8: 4311 orrs r1, r2
|
|
10003aea: bd10 pop {r4, pc}
|
|
10003aec: 2000063c .word 0x2000063c
|
|
10003af0: 0000041f .word 0x0000041f
|
|
|
|
10003af4 <__wrap___aeabi_d2iz>:
|
|
10003af4: b510 push {r4, lr}
|
|
10003af6: 004c lsls r4, r1, #1
|
|
10003af8: 0d62 lsrs r2, r4, #21
|
|
10003afa: 2380 movs r3, #128 @ 0x80
|
|
10003afc: 18d2 adds r2, r2, r3
|
|
10003afe: 00db lsls r3, r3, #3
|
|
10003b00: 1ad2 subs r2, r2, r3
|
|
10003b02: 055b lsls r3, r3, #21
|
|
10003b04: 2a7e cmp r2, #126 @ 0x7e
|
|
10003b06: dd10 ble.n 10003b2a <__wrap___aeabi_d2iz+0x36>
|
|
10003b08: 3a9e subs r2, #158 @ 0x9e
|
|
10003b0a: da13 bge.n 10003b34 <__wrap___aeabi_d2iz+0x40>
|
|
10003b0c: 17cc asrs r4, r1, #31
|
|
10003b0e: 0309 lsls r1, r1, #12
|
|
10003b10: 0849 lsrs r1, r1, #1
|
|
10003b12: 4319 orrs r1, r3
|
|
10003b14: 4252 negs r2, r2
|
|
10003b16: 40d1 lsrs r1, r2
|
|
10003b18: 0064 lsls r4, r4, #1
|
|
10003b1a: 3401 adds r4, #1
|
|
10003b1c: 3215 adds r2, #21
|
|
10003b1e: 2a20 cmp r2, #32
|
|
10003b20: da05 bge.n 10003b2e <__wrap___aeabi_d2iz+0x3a>
|
|
10003b22: 40d0 lsrs r0, r2
|
|
10003b24: 4308 orrs r0, r1
|
|
10003b26: 4360 muls r0, r4
|
|
10003b28: bd10 pop {r4, pc}
|
|
10003b2a: 2000 movs r0, #0
|
|
10003b2c: bd10 pop {r4, pc}
|
|
10003b2e: 4608 mov r0, r1
|
|
10003b30: 4360 muls r0, r4
|
|
10003b32: bd10 pop {r4, pc}
|
|
10003b34: 0fc8 lsrs r0, r1, #31
|
|
10003b36: 18c0 adds r0, r0, r3
|
|
10003b38: 3801 subs r0, #1
|
|
10003b3a: bd10 pop {r4, pc}
|
|
|
|
10003b3c <__wrap___aeabi_d2uiz>:
|
|
10003b3c: b418 push {r3, r4}
|
|
10003b3e: 4b04 ldr r3, [pc, #16] @ (10003b50 <__wrap___aeabi_d2uiz+0x14>)
|
|
10003b40: 6a5b ldr r3, [r3, #36] @ 0x24
|
|
10003b42: 46fc mov ip, pc
|
|
10003b44: 9301 str r3, [sp, #4]
|
|
10003b46: bd08 pop {r3, pc}
|
|
10003b48: 40cddf24 .word 0x40cddf24
|
|
10003b4c: 00001000 .word 0x00001000
|
|
10003b50: 2000053c .word 0x2000053c
|
|
|
|
10003b54 <__aeabi_double_init>:
|
|
10003b54: b570 push {r4, r5, r6, lr}
|
|
10003b56: 2313 movs r3, #19
|
|
10003b58: 781c ldrb r4, [r3, #0]
|
|
10003b5a: 2c01 cmp r4, #1
|
|
10003b5c: d012 beq.n 10003b84 <__aeabi_double_init+0x30>
|
|
10003b5e: 2c01 cmp r4, #1
|
|
10003b60: dc12 bgt.n 10003b88 <__aeabi_double_init+0x34>
|
|
10003b62: 4b21 ldr r3, [pc, #132] @ (10003be8 <__aeabi_double_init+0x94>)
|
|
10003b64: 4a21 ldr r2, [pc, #132] @ (10003bec <__aeabi_double_init+0x98>)
|
|
10003b66: 6493 str r3, [r2, #72] @ 0x48
|
|
10003b68: 4821 ldr r0, [pc, #132] @ (10003bf0 <__aeabi_double_init+0x9c>)
|
|
10003b6a: f7ff fc7b bl 10003464 <rom_func_lookup>
|
|
10003b6e: 4b21 ldr r3, [pc, #132] @ (10003bf4 <__aeabi_double_init+0xa0>)
|
|
10003b70: 6018 str r0, [r3, #0]
|
|
10003b72: bd70 pop {r4, r5, r6, pc}
|
|
10003b74: 491c ldr r1, [pc, #112] @ (10003be8 <__aeabi_double_init+0x94>)
|
|
10003b76: 4a1d ldr r2, [pc, #116] @ (10003bec <__aeabi_double_init+0x98>)
|
|
10003b78: 0098 lsls r0, r3, #2
|
|
10003b7a: 5081 str r1, [r0, r2]
|
|
10003b7c: 3301 adds r3, #1
|
|
10003b7e: 2b1f cmp r3, #31
|
|
10003b80: d9f8 bls.n 10003b74 <__aeabi_double_init+0x20>
|
|
10003b82: e7ec b.n 10003b5e <__aeabi_double_init+0xa>
|
|
10003b84: 2300 movs r3, #0
|
|
10003b86: e7fa b.n 10003b7e <__aeabi_double_init+0x2a>
|
|
10003b88: 481b ldr r0, [pc, #108] @ (10003bf8 <__aeabi_double_init+0xa4>)
|
|
10003b8a: f7ff fc73 bl 10003474 <rom_data_lookup>
|
|
10003b8e: 0005 movs r5, r0
|
|
10003b90: 481a ldr r0, [pc, #104] @ (10003bfc <__aeabi_double_init+0xa8>)
|
|
10003b92: f7ff fc6f bl 10003474 <rom_data_lookup>
|
|
10003b96: 3802 subs r0, #2
|
|
10003b98: 7803 ldrb r3, [r0, #0]
|
|
10003b9a: 009b lsls r3, r3, #2
|
|
10003b9c: 2b7f cmp r3, #127 @ 0x7f
|
|
10003b9e: dd09 ble.n 10003bb4 <__aeabi_double_init+0x60>
|
|
10003ba0: 4812 ldr r0, [pc, #72] @ (10003bec <__aeabi_double_init+0x98>)
|
|
10003ba2: 2280 movs r2, #128 @ 0x80
|
|
10003ba4: 0029 movs r1, r5
|
|
10003ba6: f000 fba9 bl 100042fc <__wrap___aeabi_memcpy>
|
|
10003baa: 2c02 cmp r4, #2
|
|
10003bac: d008 beq.n 10003bc0 <__aeabi_double_init+0x6c>
|
|
10003bae: 2c02 cmp r4, #2
|
|
10003bb0: dcda bgt.n 10003b68 <__aeabi_double_init+0x14>
|
|
10003bb2: e7d6 b.n 10003b62 <__aeabi_double_init+0xe>
|
|
10003bb4: 4b12 ldr r3, [pc, #72] @ (10003c00 <__aeabi_double_init+0xac>)
|
|
10003bb6: 4a13 ldr r2, [pc, #76] @ (10003c04 <__aeabi_double_init+0xb0>)
|
|
10003bb8: 4813 ldr r0, [pc, #76] @ (10003c08 <__aeabi_double_init+0xb4>)
|
|
10003bba: 2132 movs r1, #50 @ 0x32
|
|
10003bbc: f7fe fabe bl 1000213c <__assert_func>
|
|
10003bc0: 4b12 ldr r3, [pc, #72] @ (10003c0c <__aeabi_double_init+0xb8>)
|
|
10003bc2: 881a ldrh r2, [r3, #0]
|
|
10003bc4: 23b5 movs r3, #181 @ 0xb5
|
|
10003bc6: 021b lsls r3, r3, #8
|
|
10003bc8: 429a cmp r2, r3
|
|
10003bca: d109 bne.n 10003be0 <__aeabi_double_init+0x8c>
|
|
10003bcc: 4b10 ldr r3, [pc, #64] @ (10003c10 <__aeabi_double_init+0xbc>)
|
|
10003bce: 881a ldrh r2, [r3, #0]
|
|
10003bd0: 4b10 ldr r3, [pc, #64] @ (10003c14 <__aeabi_double_init+0xc0>)
|
|
10003bd2: 429a cmp r2, r3
|
|
10003bd4: d104 bne.n 10003be0 <__aeabi_double_init+0x8c>
|
|
10003bd6: 4b10 ldr r3, [pc, #64] @ (10003c18 <__aeabi_double_init+0xc4>)
|
|
10003bd8: 881a ldrh r2, [r3, #0]
|
|
10003bda: 4b10 ldr r3, [pc, #64] @ (10003c1c <__aeabi_double_init+0xc8>)
|
|
10003bdc: 429a cmp r2, r3
|
|
10003bde: d0e6 beq.n 10003bae <__aeabi_double_init+0x5a>
|
|
10003be0: 2000 movs r0, #0
|
|
10003be2: f7fe fb43 bl 1000226c <panic>
|
|
10003be6: 46c0 nop @ (mov r8, r8)
|
|
10003be8: 10003c21 .word 0x10003c21
|
|
10003bec: 2000053c .word 0x2000053c
|
|
10003bf0: 0000334c .word 0x0000334c
|
|
10003bf4: 2000063c .word 0x2000063c
|
|
10003bf8: 00004453 .word 0x00004453
|
|
10003bfc: 00004653 .word 0x00004653
|
|
10003c00: 10005708 .word 0x10005708
|
|
10003c04: 100057bc .word 0x100057bc
|
|
10003c08: 10005768 .word 0x10005768
|
|
10003c0c: 00003854 .word 0x00003854
|
|
10003c10: 000038d8 .word 0x000038d8
|
|
10003c14: 00004649 .word 0x00004649
|
|
10003c18: 0000389c .word 0x0000389c
|
|
10003c1c: 00004659 .word 0x00004659
|
|
|
|
10003c20 <double_table_shim_on_use_helper>:
|
|
10003c20: b507 push {r0, r1, r2, lr}
|
|
10003c22: 4660 mov r0, ip
|
|
10003c24: 2800 cmp r0, #0
|
|
10003c26: d100 bne.n 10003c2a <double_table_shim_on_use_helper+0xa>
|
|
10003c28: be00 bkpt 0x0000
|
|
10003c2a: 8801 ldrh r1, [r0, #0]
|
|
10003c2c: 0a0a lsrs r2, r1, #8
|
|
10003c2e: 3002 adds r0, #2
|
|
10003c30: 2adf cmp r2, #223 @ 0xdf
|
|
10003c32: d1fa bne.n 10003c2a <double_table_shim_on_use_helper+0xa>
|
|
10003c34: b2c9 uxtb r1, r1
|
|
10003c36: 0882 lsrs r2, r0, #2
|
|
10003c38: d304 bcc.n 10003c44 <double_table_shim_on_use_helper+0x24>
|
|
10003c3a: 8802 ldrh r2, [r0, #0]
|
|
10003c3c: 8840 ldrh r0, [r0, #2]
|
|
10003c3e: 0400 lsls r0, r0, #16
|
|
10003c40: 4310 orrs r0, r2
|
|
10003c42: e000 b.n 10003c46 <double_table_shim_on_use_helper+0x26>
|
|
10003c44: 6800 ldr r0, [r0, #0]
|
|
10003c46: 4a02 ldr r2, [pc, #8] @ (10003c50 <double_table_shim_on_use_helper+0x30>)
|
|
10003c48: 5050 str r0, [r2, r1]
|
|
10003c4a: 9003 str r0, [sp, #12]
|
|
10003c4c: bd07 pop {r0, r1, r2, pc}
|
|
10003c4e: 0000 .short 0x0000
|
|
10003c50: 2000053c .word 0x2000053c
|
|
|
|
10003c54 <drsub_shim>:
|
|
10003c54: b40f push {r0, r1, r2, r3}
|
|
10003c56: bc03 pop {r0, r1}
|
|
10003c58: bc0c pop {r2, r3}
|
|
|
|
10003c5a <dsub_shim>:
|
|
10003c5a: b5f0 push {r4, r5, r6, r7, lr}
|
|
10003c5c: 2401 movs r4, #1
|
|
10003c5e: 07e4 lsls r4, r4, #31
|
|
10003c60: 4063 eors r3, r4
|
|
10003c62: e000 b.n 10003c66 <da_entry>
|
|
|
|
10003c64 <dadd_shim>:
|
|
10003c64: b5f0 push {r4, r5, r6, r7, lr}
|
|
|
|
10003c66 <da_entry>:
|
|
10003c66: 0d0c lsrs r4, r1, #20
|
|
10003c68: 0fcf lsrs r7, r1, #31
|
|
10003c6a: 1e66 subs r6, r4, #1
|
|
10003c6c: 0536 lsls r6, r6, #20
|
|
10003c6e: 1b89 subs r1, r1, r6
|
|
10003c70: 0564 lsls r4, r4, #21
|
|
10003c72: d303 bcc.n 10003c7c <l7_1>
|
|
10003c74: 43c9 mvns r1, r1
|
|
10003c76: 4240 negs r0, r0
|
|
10003c78: d300 bcc.n 10003c7c <l7_1>
|
|
10003c7a: 3101 adds r1, #1
|
|
|
|
10003c7c <l7_1>:
|
|
10003c7c: 0d64 lsrs r4, r4, #21
|
|
10003c7e: d003 beq.n 10003c88 <l7_2>
|
|
10003c80: 1c66 adds r6, r4, #1
|
|
10003c82: 0af6 lsrs r6, r6, #11
|
|
10003c84: d007 beq.n 10003c96 <l7_3>
|
|
10003c86: 1be4 subs r4, r4, r7
|
|
|
|
10003c88 <l7_2>:
|
|
10003c88: 2000 movs r0, #0
|
|
10003c8a: 007f lsls r7, r7, #1
|
|
10003c8c: 1c79 adds r1, r7, #1
|
|
10003c8e: 0789 lsls r1, r1, #30
|
|
10003c90: 1289 asrs r1, r1, #10
|
|
10003c92: 3c80 subs r4, #128 @ 0x80
|
|
10003c94: 0324 lsls r4, r4, #12
|
|
|
|
10003c96 <l7_3>:
|
|
10003c96: 0d1d lsrs r5, r3, #20
|
|
10003c98: 0fdf lsrs r7, r3, #31
|
|
10003c9a: 1e6e subs r6, r5, #1
|
|
10003c9c: 0536 lsls r6, r6, #20
|
|
10003c9e: 1b9b subs r3, r3, r6
|
|
10003ca0: 056d lsls r5, r5, #21
|
|
10003ca2: d303 bcc.n 10003cac <l8_1>
|
|
10003ca4: 43db mvns r3, r3
|
|
10003ca6: 4252 negs r2, r2
|
|
10003ca8: d300 bcc.n 10003cac <l8_1>
|
|
10003caa: 3301 adds r3, #1
|
|
|
|
10003cac <l8_1>:
|
|
10003cac: 0d6d lsrs r5, r5, #21
|
|
10003cae: d003 beq.n 10003cb8 <l8_2>
|
|
10003cb0: 1c6e adds r6, r5, #1
|
|
10003cb2: 0af6 lsrs r6, r6, #11
|
|
10003cb4: d007 beq.n 10003cc6 <l8_3>
|
|
10003cb6: 1bed subs r5, r5, r7
|
|
|
|
10003cb8 <l8_2>:
|
|
10003cb8: 2200 movs r2, #0
|
|
10003cba: 007f lsls r7, r7, #1
|
|
10003cbc: 1c7b adds r3, r7, #1
|
|
10003cbe: 079b lsls r3, r3, #30
|
|
10003cc0: 129b asrs r3, r3, #10
|
|
10003cc2: 3d80 subs r5, #128 @ 0x80
|
|
10003cc4: 032d lsls r5, r5, #12
|
|
|
|
10003cc6 <l8_3>:
|
|
10003cc6: 1b2f subs r7, r5, r4
|
|
10003cc8: 1b66 subs r6, r4, r5
|
|
10003cca: d458 bmi.n 10003d7e <da_ygtx>
|
|
10003ccc: 46a4 mov ip, r4
|
|
10003cce: 2e20 cmp r6, #32
|
|
10003cd0: da46 bge.n 10003d60 <da_xrgty>
|
|
10003cd2: 3720 adds r7, #32
|
|
10003cd4: 0014 movs r4, r2
|
|
10003cd6: 40bc lsls r4, r7
|
|
|
|
10003cd8 <da_xgty0>:
|
|
10003cd8: 001d movs r5, r3
|
|
10003cda: 40bd lsls r5, r7
|
|
10003cdc: 40f2 lsrs r2, r6
|
|
10003cde: 4133 asrs r3, r6
|
|
10003ce0: 432a orrs r2, r5
|
|
|
|
10003ce2 <da_add>:
|
|
10003ce2: 1880 adds r0, r0, r2
|
|
10003ce4: 4159 adcs r1, r3
|
|
|
|
10003ce6 <da_pack>:
|
|
10003ce6: 0fcb lsrs r3, r1, #31
|
|
10003ce8: d005 beq.n 10003cf6 <da_pack+0x10>
|
|
10003cea: 43c9 mvns r1, r1
|
|
10003cec: 43c0 mvns r0, r0
|
|
10003cee: 2200 movs r2, #0
|
|
10003cf0: 4264 negs r4, r4
|
|
10003cf2: 4150 adcs r0, r2
|
|
10003cf4: 4151 adcs r1, r2
|
|
10003cf6: 4662 mov r2, ip
|
|
10003cf8: 0d4d lsrs r5, r1, #21
|
|
10003cfa: d128 bne.n 10003d4e <da_0>
|
|
10003cfc: 0d0d lsrs r5, r1, #20
|
|
10003cfe: d107 bne.n 10003d10 <da_1>
|
|
10003d00: 2800 cmp r0, #0
|
|
10003d02: d01f beq.n 10003d44 <da_5>
|
|
|
|
10003d04 <da_2>:
|
|
10003d04: 1924 adds r4, r4, r4
|
|
10003d06: 4140 adcs r0, r0
|
|
10003d08: 4149 adcs r1, r1
|
|
10003d0a: 3a01 subs r2, #1
|
|
10003d0c: 0d0d lsrs r5, r1, #20
|
|
10003d0e: d0f9 beq.n 10003d04 <da_2>
|
|
|
|
10003d10 <da_1>:
|
|
10003d10: 0064 lsls r4, r4, #1
|
|
10003d12: d306 bcc.n 10003d22 <da_3>
|
|
|
|
10003d14 <da_4>:
|
|
10003d14: 3001 adds r0, #1
|
|
10003d16: d300 bcc.n 10003d1a <da_4+0x6>
|
|
10003d18: 3101 adds r1, #1
|
|
10003d1a: 2c00 cmp r4, #0
|
|
10003d1c: d101 bne.n 10003d22 <da_3>
|
|
10003d1e: 0840 lsrs r0, r0, #1
|
|
10003d20: 0040 lsls r0, r0, #1
|
|
|
|
10003d22 <da_3>:
|
|
10003d22: 3a01 subs r2, #1
|
|
10003d24: d40b bmi.n 10003d3e <da_6>
|
|
10003d26: 1c94 adds r4, r2, #2
|
|
10003d28: 0ae4 lsrs r4, r4, #11
|
|
10003d2a: d104 bne.n 10003d36 <da_7>
|
|
10003d2c: 0512 lsls r2, r2, #20
|
|
10003d2e: 4411 add r1, r2
|
|
10003d30: 07db lsls r3, r3, #31
|
|
10003d32: 4419 add r1, r3
|
|
10003d34: bdf0 pop {r4, r5, r6, r7, pc}
|
|
|
|
10003d36 <da_7>:
|
|
10003d36: 07d9 lsls r1, r3, #31
|
|
10003d38: 4b20 ldr r3, [pc, #128] @ (10003dbc <da_xmgty+0x4>)
|
|
10003d3a: 4319 orrs r1, r3
|
|
10003d3c: e000 b.n 10003d40 <da_6+0x2>
|
|
|
|
10003d3e <da_6>:
|
|
10003d3e: 07d9 lsls r1, r3, #31
|
|
10003d40: 2000 movs r0, #0
|
|
10003d42: bdf0 pop {r4, r5, r6, r7, pc}
|
|
|
|
10003d44 <da_5>:
|
|
10003d44: 2900 cmp r1, #0
|
|
10003d46: d1dd bne.n 10003d04 <da_2>
|
|
10003d48: 2c00 cmp r4, #0
|
|
10003d4a: d1db bne.n 10003d04 <da_2>
|
|
10003d4c: bdf0 pop {r4, r5, r6, r7, pc}
|
|
|
|
10003d4e <da_0>:
|
|
10003d4e: 3201 adds r2, #1
|
|
10003d50: 07c6 lsls r6, r0, #31
|
|
10003d52: 0840 lsrs r0, r0, #1
|
|
10003d54: 07cd lsls r5, r1, #31
|
|
10003d56: 4328 orrs r0, r5
|
|
10003d58: 0849 lsrs r1, r1, #1
|
|
10003d5a: 2e00 cmp r6, #0
|
|
10003d5c: d0e1 beq.n 10003d22 <da_3>
|
|
10003d5e: e7d9 b.n 10003d14 <da_4>
|
|
|
|
10003d60 <da_xrgty>:
|
|
10003d60: 2e3c cmp r6, #60 @ 0x3c
|
|
10003d62: da29 bge.n 10003db8 <da_xmgty>
|
|
10003d64: 3e20 subs r6, #32
|
|
10003d66: 3740 adds r7, #64 @ 0x40
|
|
10003d68: 0014 movs r4, r2
|
|
10003d6a: 40bc lsls r4, r7
|
|
10003d6c: d000 beq.n 10003d70 <da_xrgty+0x10>
|
|
10003d6e: 2401 movs r4, #1
|
|
10003d70: 40f2 lsrs r2, r6
|
|
10003d72: 4314 orrs r4, r2
|
|
10003d74: 001a movs r2, r3
|
|
10003d76: 40bb lsls r3, r7
|
|
10003d78: 431c orrs r4, r3
|
|
10003d7a: 17d3 asrs r3, r2, #31
|
|
10003d7c: e7ac b.n 10003cd8 <da_xgty0>
|
|
|
|
10003d7e <da_ygtx>:
|
|
10003d7e: 46ac mov ip, r5
|
|
10003d80: 2f20 cmp r7, #32
|
|
10003d82: da08 bge.n 10003d96 <da_yrgtx>
|
|
10003d84: 3620 adds r6, #32
|
|
10003d86: 0004 movs r4, r0
|
|
10003d88: 40b4 lsls r4, r6
|
|
|
|
10003d8a <da_ygtx0>:
|
|
10003d8a: 000d movs r5, r1
|
|
10003d8c: 40b5 lsls r5, r6
|
|
10003d8e: 40f8 lsrs r0, r7
|
|
10003d90: 4139 asrs r1, r7
|
|
10003d92: 4328 orrs r0, r5
|
|
10003d94: e7a5 b.n 10003ce2 <da_add>
|
|
|
|
10003d96 <da_yrgtx>:
|
|
10003d96: 2f3c cmp r7, #60 @ 0x3c
|
|
10003d98: da0c bge.n 10003db4 <da_ymgtx>
|
|
10003d9a: 3f20 subs r7, #32
|
|
10003d9c: 3640 adds r6, #64 @ 0x40
|
|
10003d9e: 0004 movs r4, r0
|
|
10003da0: 40b4 lsls r4, r6
|
|
10003da2: d000 beq.n 10003da6 <da_yrgtx+0x10>
|
|
10003da4: 2401 movs r4, #1
|
|
10003da6: 40f8 lsrs r0, r7
|
|
10003da8: 4304 orrs r4, r0
|
|
10003daa: 0008 movs r0, r1
|
|
10003dac: 40b1 lsls r1, r6
|
|
10003dae: 430c orrs r4, r1
|
|
10003db0: 17c1 asrs r1, r0, #31
|
|
10003db2: e7ea b.n 10003d8a <da_ygtx0>
|
|
|
|
10003db4 <da_ymgtx>:
|
|
10003db4: 0010 movs r0, r2
|
|
10003db6: 0019 movs r1, r3
|
|
|
|
10003db8 <da_xmgty>:
|
|
10003db8: 2400 movs r4, #0
|
|
10003dba: e794 b.n 10003ce6 <da_pack>
|
|
10003dbc: 7ff00000 .word 0x7ff00000
|
|
|
|
10003dc0 <dmul_shim>:
|
|
10003dc0: b5f0 push {r4, r5, r6, r7, lr}
|
|
10003dc2: 0d0c lsrs r4, r1, #20
|
|
10003dc4: 1e66 subs r6, r4, #1
|
|
10003dc6: 0536 lsls r6, r6, #20
|
|
10003dc8: 1b89 subs r1, r1, r6
|
|
10003dca: 0ae6 lsrs r6, r4, #11
|
|
10003dcc: 0564 lsls r4, r4, #21
|
|
10003dce: 0d64 lsrs r4, r4, #21
|
|
10003dd0: d002 beq.n 10003dd8 <l11_1>
|
|
10003dd2: 1c65 adds r5, r4, #1
|
|
10003dd4: 0aed lsrs r5, r5, #11
|
|
10003dd6: d004 beq.n 10003de2 <l11_2>
|
|
|
|
10003dd8 <l11_1>:
|
|
10003dd8: 2000 movs r0, #0
|
|
10003dda: 2101 movs r1, #1
|
|
10003ddc: 0509 lsls r1, r1, #20
|
|
10003dde: 3c80 subs r4, #128 @ 0x80
|
|
10003de0: 0324 lsls r4, r4, #12
|
|
|
|
10003de2 <l11_2>:
|
|
10003de2: 46a4 mov ip, r4
|
|
10003de4: 0d1c lsrs r4, r3, #20
|
|
10003de6: 1e67 subs r7, r4, #1
|
|
10003de8: 053f lsls r7, r7, #20
|
|
10003dea: 1bdb subs r3, r3, r7
|
|
10003dec: 0ae7 lsrs r7, r4, #11
|
|
10003dee: 0564 lsls r4, r4, #21
|
|
10003df0: 0d64 lsrs r4, r4, #21
|
|
10003df2: d002 beq.n 10003dfa <l12_1>
|
|
10003df4: 1c65 adds r5, r4, #1
|
|
10003df6: 0aed lsrs r5, r5, #11
|
|
10003df8: d004 beq.n 10003e04 <l12_2>
|
|
|
|
10003dfa <l12_1>:
|
|
10003dfa: 2200 movs r2, #0
|
|
10003dfc: 2301 movs r3, #1
|
|
10003dfe: 051b lsls r3, r3, #20
|
|
10003e00: 3c80 subs r4, #128 @ 0x80
|
|
10003e02: 0324 lsls r4, r4, #12
|
|
|
|
10003e04 <l12_2>:
|
|
10003e04: 4077 eors r7, r6
|
|
10003e06: 4464 add r4, ip
|
|
10003e08: b497 push {r0, r1, r2, r4, r7}
|
|
10003e0a: b284 uxth r4, r0
|
|
10003e0c: b296 uxth r6, r2
|
|
10003e0e: 4374 muls r4, r6
|
|
10003e10: 0c07 lsrs r7, r0, #16
|
|
10003e12: 437e muls r6, r7
|
|
10003e14: 0c15 lsrs r5, r2, #16
|
|
10003e16: 436f muls r7, r5
|
|
10003e18: b280 uxth r0, r0
|
|
10003e1a: 4368 muls r0, r5
|
|
10003e1c: 1836 adds r6, r6, r0
|
|
10003e1e: d302 bcc.n 10003e26 <l13_1>
|
|
10003e20: 2001 movs r0, #1
|
|
10003e22: 0400 lsls r0, r0, #16
|
|
10003e24: 183f adds r7, r7, r0
|
|
|
|
10003e26 <l13_1>:
|
|
10003e26: 0430 lsls r0, r6, #16
|
|
10003e28: 0c35 lsrs r5, r6, #16
|
|
10003e2a: 1900 adds r0, r0, r4
|
|
10003e2c: 417d adcs r5, r7
|
|
10003e2e: 4684 mov ip, r0
|
|
10003e30: b288 uxth r0, r1
|
|
10003e32: b29a uxth r2, r3
|
|
10003e34: 4350 muls r0, r2
|
|
10003e36: 0c0c lsrs r4, r1, #16
|
|
10003e38: 4362 muls r2, r4
|
|
10003e3a: 0c1f lsrs r7, r3, #16
|
|
10003e3c: 437c muls r4, r7
|
|
10003e3e: b28e uxth r6, r1
|
|
10003e40: 437e muls r6, r7
|
|
10003e42: 1992 adds r2, r2, r6
|
|
10003e44: d302 bcc.n 10003e4c <l14_1>
|
|
10003e46: 2601 movs r6, #1
|
|
10003e48: 0436 lsls r6, r6, #16
|
|
10003e4a: 19a4 adds r4, r4, r6
|
|
|
|
10003e4c <l14_1>:
|
|
10003e4c: 0416 lsls r6, r2, #16
|
|
10003e4e: 0c17 lsrs r7, r2, #16
|
|
10003e50: 1836 adds r6, r6, r0
|
|
10003e52: 4167 adcs r7, r4
|
|
10003e54: bc01 pop {r0}
|
|
10003e56: b281 uxth r1, r0
|
|
10003e58: b29a uxth r2, r3
|
|
10003e5a: 4351 muls r1, r2
|
|
10003e5c: 0c04 lsrs r4, r0, #16
|
|
10003e5e: 4362 muls r2, r4
|
|
10003e60: 0c1b lsrs r3, r3, #16
|
|
10003e62: 435c muls r4, r3
|
|
10003e64: b280 uxth r0, r0
|
|
10003e66: 4358 muls r0, r3
|
|
10003e68: 1812 adds r2, r2, r0
|
|
10003e6a: d302 bcc.n 10003e72 <l15_1>
|
|
10003e6c: 2001 movs r0, #1
|
|
10003e6e: 0400 lsls r0, r0, #16
|
|
10003e70: 1824 adds r4, r4, r0
|
|
|
|
10003e72 <l15_1>:
|
|
10003e72: 0410 lsls r0, r2, #16
|
|
10003e74: 0c13 lsrs r3, r2, #16
|
|
10003e76: 1840 adds r0, r0, r1
|
|
10003e78: 4163 adcs r3, r4
|
|
10003e7a: 182d adds r5, r5, r0
|
|
10003e7c: 415e adcs r6, r3
|
|
10003e7e: 2000 movs r0, #0
|
|
10003e80: 4147 adcs r7, r0
|
|
10003e82: bc06 pop {r1, r2}
|
|
10003e84: b288 uxth r0, r1
|
|
10003e86: b293 uxth r3, r2
|
|
10003e88: 4358 muls r0, r3
|
|
10003e8a: 0c0c lsrs r4, r1, #16
|
|
10003e8c: 4363 muls r3, r4
|
|
10003e8e: 0c12 lsrs r2, r2, #16
|
|
10003e90: 4354 muls r4, r2
|
|
10003e92: b289 uxth r1, r1
|
|
10003e94: 4351 muls r1, r2
|
|
10003e96: 185b adds r3, r3, r1
|
|
10003e98: d302 bcc.n 10003ea0 <l16_1>
|
|
10003e9a: 2101 movs r1, #1
|
|
10003e9c: 0409 lsls r1, r1, #16
|
|
10003e9e: 1864 adds r4, r4, r1
|
|
|
|
10003ea0 <l16_1>:
|
|
10003ea0: 0419 lsls r1, r3, #16
|
|
10003ea2: 0c1a lsrs r2, r3, #16
|
|
10003ea4: 1809 adds r1, r1, r0
|
|
10003ea6: 4162 adcs r2, r4
|
|
10003ea8: 186d adds r5, r5, r1
|
|
10003eaa: 4156 adcs r6, r2
|
|
10003eac: 2000 movs r0, #0
|
|
10003eae: 4147 adcs r7, r0
|
|
10003eb0: bc18 pop {r3, r4}
|
|
10003eb2: 02f9 lsls r1, r7, #11
|
|
10003eb4: 0d72 lsrs r2, r6, #21
|
|
10003eb6: 4311 orrs r1, r2
|
|
10003eb8: 02f0 lsls r0, r6, #11
|
|
10003eba: 0d6a lsrs r2, r5, #21
|
|
10003ebc: 4310 orrs r0, r2
|
|
10003ebe: 02ed lsls r5, r5, #11
|
|
10003ec0: 0d0a lsrs r2, r1, #20
|
|
10003ec2: d103 bne.n 10003ecc <l16_1+0x2c>
|
|
10003ec4: 196d adds r5, r5, r5
|
|
10003ec6: 4140 adcs r0, r0
|
|
10003ec8: 4149 adcs r1, r1
|
|
10003eca: 3b01 subs r3, #1
|
|
10003ecc: 4e12 ldr r6, [pc, #72] @ (10003f18 <dm_1+0xa>)
|
|
10003ece: 1b9b subs r3, r3, r6
|
|
10003ed0: 0076 lsls r6, r6, #1
|
|
10003ed2: 42b3 cmp r3, r6
|
|
10003ed4: d20e bcs.n 10003ef4 <dm_0>
|
|
10003ed6: 006d lsls r5, r5, #1
|
|
10003ed8: d307 bcc.n 10003eea <l16_1+0x4a>
|
|
10003eda: 3001 adds r0, #1
|
|
10003edc: 2600 movs r6, #0
|
|
10003ede: 4171 adcs r1, r6
|
|
10003ee0: 4666 mov r6, ip
|
|
10003ee2: 4335 orrs r5, r6
|
|
10003ee4: d101 bne.n 10003eea <l16_1+0x4a>
|
|
10003ee6: 0840 lsrs r0, r0, #1
|
|
10003ee8: 0040 lsls r0, r0, #1
|
|
10003eea: 051b lsls r3, r3, #20
|
|
10003eec: 18c9 adds r1, r1, r3
|
|
|
|
10003eee <dm_2>:
|
|
10003eee: 07e4 lsls r4, r4, #31
|
|
10003ef0: 4421 add r1, r4
|
|
10003ef2: bdf0 pop {r4, r5, r6, r7, pc}
|
|
|
|
10003ef4 <dm_0>:
|
|
10003ef4: da0b bge.n 10003f0e <dm_1>
|
|
10003ef6: 3301 adds r3, #1
|
|
10003ef8: d106 bne.n 10003f08 <dm_0+0x14>
|
|
10003efa: 3001 adds r0, #1
|
|
10003efc: d104 bne.n 10003f08 <dm_0+0x14>
|
|
10003efe: 3101 adds r1, #1
|
|
10003f00: 0d4f lsrs r7, r1, #21
|
|
10003f02: d001 beq.n 10003f08 <dm_0+0x14>
|
|
10003f04: 0849 lsrs r1, r1, #1
|
|
10003f06: e7f2 b.n 10003eee <dm_2>
|
|
10003f08: 07e1 lsls r1, r4, #31
|
|
10003f0a: 2000 movs r0, #0
|
|
10003f0c: bdf0 pop {r4, r5, r6, r7, pc}
|
|
|
|
10003f0e <dm_1>:
|
|
10003f0e: 3601 adds r6, #1
|
|
10003f10: 0531 lsls r1, r6, #20
|
|
10003f12: 2000 movs r0, #0
|
|
10003f14: e7eb b.n 10003eee <dm_2>
|
|
10003f16: 0000 .short 0x0000
|
|
10003f18: 000003ff .word 0x000003ff
|
|
|
|
10003f1c <ddiv_shim>:
|
|
10003f1c: b5f0 push {r4, r5, r6, r7, lr}
|
|
|
|
10003f1e <ddiv0>:
|
|
10003f1e: 0d1c lsrs r4, r3, #20
|
|
10003f20: 1e67 subs r7, r4, #1
|
|
10003f22: 053f lsls r7, r7, #20
|
|
10003f24: 1bdb subs r3, r3, r7
|
|
10003f26: 0ae7 lsrs r7, r4, #11
|
|
10003f28: 0564 lsls r4, r4, #21
|
|
10003f2a: 0d64 lsrs r4, r4, #21
|
|
10003f2c: d002 beq.n 10003f34 <l19_1>
|
|
10003f2e: 1c66 adds r6, r4, #1
|
|
10003f30: 0af6 lsrs r6, r6, #11
|
|
10003f32: d004 beq.n 10003f3e <l19_2>
|
|
|
|
10003f34 <l19_1>:
|
|
10003f34: 2200 movs r2, #0
|
|
10003f36: 2301 movs r3, #1
|
|
10003f38: 051b lsls r3, r3, #20
|
|
10003f3a: 3c80 subs r4, #128 @ 0x80
|
|
10003f3c: 0324 lsls r4, r4, #12
|
|
|
|
10003f3e <l19_2>:
|
|
10003f3e: 25d0 movs r5, #208 @ 0xd0
|
|
10003f40: 062d lsls r5, r5, #24
|
|
10003f42: 2600 movs r6, #0
|
|
10003f44: 43f6 mvns r6, r6
|
|
10003f46: 662e str r6, [r5, #96] @ 0x60
|
|
10003f48: 091e lsrs r6, r3, #4
|
|
10003f4a: 666e str r6, [r5, #100] @ 0x64
|
|
10003f4c: 0fce lsrs r6, r1, #31
|
|
10003f4e: 19f6 adds r6, r6, r7
|
|
10003f50: 46b4 mov ip, r6
|
|
10003f52: 0049 lsls r1, r1, #1
|
|
10003f54: 0d4f lsrs r7, r1, #21
|
|
10003f56: d002 beq.n 10003f5e <l19_2+0x20>
|
|
10003f58: 1c7e adds r6, r7, #1
|
|
10003f5a: 0af6 lsrs r6, r6, #11
|
|
10003f5c: d003 beq.n 10003f66 <l19_2+0x28>
|
|
10003f5e: 2000 movs r0, #0
|
|
10003f60: 2100 movs r1, #0
|
|
10003f62: 3f40 subs r7, #64 @ 0x40
|
|
10003f64: 033f lsls r7, r7, #12
|
|
10003f66: 1b3e subs r6, r7, r4
|
|
10003f68: 00b6 lsls r6, r6, #2
|
|
10003f6a: 44b4 add ip, r6
|
|
10003f6c: 3f01 subs r7, #1
|
|
10003f6e: 057f lsls r7, r7, #21
|
|
10003f70: 1bc9 subs r1, r1, r7
|
|
10003f72: 0849 lsrs r1, r1, #1
|
|
10003f74: 6f2e ldr r6, [r5, #112] @ 0x70
|
|
10003f76: 3601 adds r6, #1
|
|
10003f78: 0876 lsrs r6, r6, #1
|
|
10003f7a: 029c lsls r4, r3, #10
|
|
10003f7c: 0d95 lsrs r5, r2, #22
|
|
10003f7e: 4325 orrs r5, r4
|
|
10003f80: 4375 muls r5, r6
|
|
10003f82: 13ed asrs r5, r5, #15
|
|
10003f84: 4375 muls r5, r6
|
|
10003f86: 13ad asrs r5, r5, #14
|
|
10003f88: 3501 adds r5, #1
|
|
10003f8a: 106d asrs r5, r5, #1
|
|
10003f8c: 03f6 lsls r6, r6, #15
|
|
10003f8e: 1b76 subs r6, r6, r5
|
|
10003f90: b40c push {r2, r3}
|
|
10003f92: 02cc lsls r4, r1, #11
|
|
10003f94: 0d45 lsrs r5, r0, #21
|
|
10003f96: 432c orrs r4, r5
|
|
10003f98: b2a2 uxth r2, r4
|
|
10003f9a: b2b3 uxth r3, r6
|
|
10003f9c: 435a muls r2, r3
|
|
10003f9e: 0c27 lsrs r7, r4, #16
|
|
10003fa0: 437b muls r3, r7
|
|
10003fa2: 0c35 lsrs r5, r6, #16
|
|
10003fa4: 436f muls r7, r5
|
|
10003fa6: b2a4 uxth r4, r4
|
|
10003fa8: 436c muls r4, r5
|
|
10003faa: 191b adds r3, r3, r4
|
|
10003fac: d302 bcc.n 10003fb4 <l20_1>
|
|
10003fae: 2401 movs r4, #1
|
|
10003fb0: 0424 lsls r4, r4, #16
|
|
10003fb2: 193f adds r7, r7, r4
|
|
|
|
10003fb4 <l20_1>:
|
|
10003fb4: 041c lsls r4, r3, #16
|
|
10003fb6: 0c1d lsrs r5, r3, #16
|
|
10003fb8: 18a4 adds r4, r4, r2
|
|
10003fba: 417d adcs r5, r7
|
|
10003fbc: 1924 adds r4, r4, r4
|
|
10003fbe: 416d adcs r5, r5
|
|
10003fc0: 9a00 ldr r2, [sp, #0]
|
|
10003fc2: b291 uxth r1, r2
|
|
10003fc4: b2ac uxth r4, r5
|
|
10003fc6: 4361 muls r1, r4
|
|
10003fc8: 0c17 lsrs r7, r2, #16
|
|
10003fca: 437c muls r4, r7
|
|
10003fcc: 0c2b lsrs r3, r5, #16
|
|
10003fce: 435f muls r7, r3
|
|
10003fd0: b292 uxth r2, r2
|
|
10003fd2: 435a muls r2, r3
|
|
10003fd4: 18a4 adds r4, r4, r2
|
|
10003fd6: d302 bcc.n 10003fde <l21_1>
|
|
10003fd8: 2201 movs r2, #1
|
|
10003fda: 0412 lsls r2, r2, #16
|
|
10003fdc: 18bf adds r7, r7, r2
|
|
|
|
10003fde <l21_1>:
|
|
10003fde: 0422 lsls r2, r4, #16
|
|
10003fe0: 0c23 lsrs r3, r4, #16
|
|
10003fe2: 1852 adds r2, r2, r1
|
|
10003fe4: 417b adcs r3, r7
|
|
10003fe6: 9c01 ldr r4, [sp, #4]
|
|
10003fe8: 436c muls r4, r5
|
|
10003fea: 191b adds r3, r3, r4
|
|
10003fec: 0e52 lsrs r2, r2, #25
|
|
10003fee: 01d9 lsls r1, r3, #7
|
|
10003ff0: 430a orrs r2, r1
|
|
10003ff2: 0144 lsls r4, r0, #5
|
|
10003ff4: 1aa0 subs r0, r4, r2
|
|
10003ff6: b281 uxth r1, r0
|
|
10003ff8: b2b2 uxth r2, r6
|
|
10003ffa: 4351 muls r1, r2
|
|
10003ffc: 1403 asrs r3, r0, #16
|
|
10003ffe: 435a muls r2, r3
|
|
10004000: 0c36 lsrs r6, r6, #16
|
|
10004002: 4373 muls r3, r6
|
|
10004004: b287 uxth r7, r0
|
|
10004006: 4377 muls r7, r6
|
|
10004008: 17d6 asrs r6, r2, #31
|
|
1000400a: 19d2 adds r2, r2, r7
|
|
1000400c: 2700 movs r7, #0
|
|
1000400e: 417e adcs r6, r7
|
|
10004010: 0436 lsls r6, r6, #16
|
|
10004012: 199b adds r3, r3, r6
|
|
10004014: 0417 lsls r7, r2, #16
|
|
10004016: 0c16 lsrs r6, r2, #16
|
|
10004018: 187f adds r7, r7, r1
|
|
1000401a: 415e adcs r6, r3
|
|
1000401c: 1673 asrs r3, r6, #25
|
|
1000401e: 18ed adds r5, r5, r3
|
|
10004020: 01f3 lsls r3, r6, #7
|
|
10004022: 2600 movs r6, #0
|
|
10004024: 3380 adds r3, #128 @ 0x80
|
|
10004026: 4175 adcs r5, r6
|
|
10004028: 0fa9 lsrs r1, r5, #30
|
|
1000402a: d106 bne.n 1000403a <dd_0>
|
|
1000402c: 0064 lsls r4, r4, #1
|
|
1000402e: 0a69 lsrs r1, r5, #9
|
|
10004030: 05e8 lsls r0, r5, #23
|
|
10004032: 0a5b lsrs r3, r3, #9
|
|
10004034: 4318 orrs r0, r3
|
|
10004036: d209 bcs.n 1000404c <dd_1>
|
|
10004038: e02f b.n 1000409a <dd_2>
|
|
|
|
1000403a <dd_0>:
|
|
1000403a: 2204 movs r2, #4
|
|
1000403c: 4494 add ip, r2
|
|
1000403e: 3380 adds r3, #128 @ 0x80
|
|
10004040: 4175 adcs r5, r6
|
|
10004042: 0aa9 lsrs r1, r5, #10
|
|
10004044: 05a8 lsls r0, r5, #22
|
|
10004046: 0a9b lsrs r3, r3, #10
|
|
10004048: 4318 orrs r0, r3
|
|
1000404a: d326 bcc.n 1000409a <dd_2>
|
|
|
|
1000404c <dd_1>:
|
|
1000404c: 4140 adcs r0, r0
|
|
1000404e: 4149 adcs r1, r1
|
|
10004050: 0424 lsls r4, r4, #16
|
|
10004052: 9a00 ldr r2, [sp, #0]
|
|
10004054: 9b01 ldr r3, [sp, #4]
|
|
10004056: 000d movs r5, r1
|
|
10004058: 4355 muls r5, r2
|
|
1000405a: 1b64 subs r4, r4, r5
|
|
1000405c: 4343 muls r3, r0
|
|
1000405e: 1ae4 subs r4, r4, r3
|
|
10004060: b295 uxth r5, r2
|
|
10004062: b286 uxth r6, r0
|
|
10004064: 4375 muls r5, r6
|
|
10004066: 0c17 lsrs r7, r2, #16
|
|
10004068: 437e muls r6, r7
|
|
1000406a: 0c03 lsrs r3, r0, #16
|
|
1000406c: 435f muls r7, r3
|
|
1000406e: b292 uxth r2, r2
|
|
10004070: 435a muls r2, r3
|
|
10004072: 18b6 adds r6, r6, r2
|
|
10004074: d302 bcc.n 1000407c <l23_1>
|
|
10004076: 2201 movs r2, #1
|
|
10004078: 0412 lsls r2, r2, #16
|
|
1000407a: 18bf adds r7, r7, r2
|
|
|
|
1000407c <l23_1>:
|
|
1000407c: 0432 lsls r2, r6, #16
|
|
1000407e: 0c33 lsrs r3, r6, #16
|
|
10004080: 1952 adds r2, r2, r5
|
|
10004082: 417b adcs r3, r7
|
|
10004084: 4252 negs r2, r2
|
|
10004086: 419c sbcs r4, r3
|
|
10004088: 2c00 cmp r4, #0
|
|
1000408a: d402 bmi.n 10004092 <l23_1+0x16>
|
|
1000408c: 2200 movs r2, #0
|
|
1000408e: 3001 adds r0, #1
|
|
10004090: 4151 adcs r1, r2
|
|
10004092: 0840 lsrs r0, r0, #1
|
|
10004094: 07ca lsls r2, r1, #31
|
|
10004096: 4310 orrs r0, r2
|
|
10004098: 0849 lsrs r1, r1, #1
|
|
|
|
1000409a <dd_2>:
|
|
1000409a: b002 add sp, #8
|
|
1000409c: 4662 mov r2, ip
|
|
1000409e: 07d7 lsls r7, r2, #31
|
|
100040a0: 1092 asrs r2, r2, #2
|
|
100040a2: 4b08 ldr r3, [pc, #32] @ (100040c4 <dd_4+0x6>)
|
|
100040a4: 18d2 adds r2, r2, r3
|
|
100040a6: 4b08 ldr r3, [pc, #32] @ (100040c8 <dd_4+0xa>)
|
|
100040a8: 429a cmp r2, r3
|
|
100040aa: d203 bcs.n 100040b4 <dd_3>
|
|
100040ac: 0512 lsls r2, r2, #20
|
|
100040ae: 1889 adds r1, r1, r2
|
|
|
|
100040b0 <dd_5>:
|
|
100040b0: 19c9 adds r1, r1, r7
|
|
100040b2: bdf0 pop {r4, r5, r6, r7, pc}
|
|
|
|
100040b4 <dd_3>:
|
|
100040b4: 2000 movs r0, #0
|
|
100040b6: 2a00 cmp r2, #0
|
|
100040b8: dc01 bgt.n 100040be <dd_4>
|
|
100040ba: 0039 movs r1, r7
|
|
100040bc: bdf0 pop {r4, r5, r6, r7, pc}
|
|
|
|
100040be <dd_4>:
|
|
100040be: 3301 adds r3, #1
|
|
100040c0: 0519 lsls r1, r3, #20
|
|
100040c2: e7f5 b.n 100040b0 <dd_5>
|
|
100040c4: 000003fd .word 0x000003fd
|
|
100040c8: 000007fe .word 0x000007fe
|
|
|
|
100040cc <double2uint_shim>:
|
|
100040cc: 2200 movs r2, #0
|
|
|
|
100040ce <double2ufix_shim>:
|
|
100040ce: b500 push {lr}
|
|
100040d0: 3220 adds r2, #32
|
|
100040d2: f000 f804 bl 100040de <double2ufix64_shim>
|
|
100040d6: 0008 movs r0, r1
|
|
100040d8: bd00 pop {pc}
|
|
...
|
|
|
|
100040dc <double2uint64_shim>:
|
|
100040dc: 2200 movs r2, #0
|
|
|
|
100040de <double2ufix64_shim>:
|
|
100040de: 150b asrs r3, r1, #20
|
|
100040e0: d40a bmi.n 100040f8 <ret_dzero>
|
|
|
|
100040e2 <d2fix>:
|
|
100040e2: b510 push {r4, lr}
|
|
100040e4: 4694 mov ip, r2
|
|
100040e6: f000 f831 bl 1000414c <dunpacks>
|
|
100040ea: 1414 asrs r4, r2, #16
|
|
100040ec: 3401 adds r4, #1
|
|
100040ee: da00 bge.n 100040f2 <d2fix+0x10>
|
|
100040f0: 2100 movs r1, #0
|
|
100040f2: 17cb asrs r3, r1, #31
|
|
100040f4: 4c14 ldr r4, [pc, #80] @ (10004148 <d2fix_a+0x4a>)
|
|
100040f6: 4720 bx r4
|
|
|
|
100040f8 <ret_dzero>:
|
|
100040f8: 2000 movs r0, #0
|
|
100040fa: 2100 movs r1, #0
|
|
100040fc: 4770 bx lr
|
|
|
|
100040fe <d2fix_a>:
|
|
100040fe: 4462 add r2, ip
|
|
10004100: 3a34 subs r2, #52 @ 0x34
|
|
10004102: d40c bmi.n 1000411e <d2fix_a+0x20>
|
|
10004104: 2a0c cmp r2, #12
|
|
10004106: da07 bge.n 10004118 <d2fix_a+0x1a>
|
|
10004108: 0004 movs r4, r0
|
|
1000410a: 4091 lsls r1, r2
|
|
1000410c: 4090 lsls r0, r2
|
|
1000410e: 4252 negs r2, r2
|
|
10004110: 3220 adds r2, #32
|
|
10004112: 40d4 lsrs r4, r2
|
|
10004114: 4321 orrs r1, r4
|
|
10004116: bd10 pop {r4, pc}
|
|
10004118: 43d8 mvns r0, r3
|
|
1000411a: 43d9 mvns r1, r3
|
|
1000411c: bd10 pop {r4, pc}
|
|
1000411e: 3220 adds r2, #32
|
|
10004120: d407 bmi.n 10004132 <d2fix_a+0x34>
|
|
10004122: 460c mov r4, r1
|
|
10004124: 4094 lsls r4, r2
|
|
10004126: 4252 negs r2, r2
|
|
10004128: 3220 adds r2, #32
|
|
1000412a: 4111 asrs r1, r2
|
|
1000412c: 40d0 lsrs r0, r2
|
|
1000412e: 4320 orrs r0, r4
|
|
10004130: bd10 pop {r4, pc}
|
|
10004132: 0008 movs r0, r1
|
|
10004134: 17c9 asrs r1, r1, #31
|
|
10004136: 3220 adds r2, #32
|
|
10004138: d403 bmi.n 10004142 <d2fix_a+0x44>
|
|
1000413a: 4252 negs r2, r2
|
|
1000413c: 3220 adds r2, #32
|
|
1000413e: 4110 asrs r0, r2
|
|
10004140: bd10 pop {r4, pc}
|
|
10004142: 0018 movs r0, r3
|
|
10004144: 0019 movs r1, r3
|
|
10004146: bd10 pop {r4, pc}
|
|
10004148: 100040ff .word 0x100040ff
|
|
|
|
1000414c <dunpacks>:
|
|
1000414c: 0d0a lsrs r2, r1, #20
|
|
1000414e: 0fcc lsrs r4, r1, #31
|
|
10004150: 1e53 subs r3, r2, #1
|
|
10004152: 051b lsls r3, r3, #20
|
|
10004154: 1ac9 subs r1, r1, r3
|
|
10004156: 0552 lsls r2, r2, #21
|
|
10004158: d303 bcc.n 10004162 <l59_1>
|
|
1000415a: 43c9 mvns r1, r1
|
|
1000415c: 4240 negs r0, r0
|
|
1000415e: d300 bcc.n 10004162 <l59_1>
|
|
10004160: 3101 adds r1, #1
|
|
|
|
10004162 <l59_1>:
|
|
10004162: 0d52 lsrs r2, r2, #21
|
|
10004164: d003 beq.n 1000416e <l59_2>
|
|
10004166: 1c53 adds r3, r2, #1
|
|
10004168: 0adb lsrs r3, r3, #11
|
|
1000416a: d007 beq.n 1000417c <l59_3>
|
|
1000416c: 1b12 subs r2, r2, r4
|
|
|
|
1000416e <l59_2>:
|
|
1000416e: 2000 movs r0, #0
|
|
10004170: 0064 lsls r4, r4, #1
|
|
10004172: 1c61 adds r1, r4, #1
|
|
10004174: 0789 lsls r1, r1, #30
|
|
10004176: 1289 asrs r1, r1, #10
|
|
10004178: 3a80 subs r2, #128 @ 0x80
|
|
1000417a: 0312 lsls r2, r2, #12
|
|
|
|
1000417c <l59_3>:
|
|
1000417c: 4b01 ldr r3, [pc, #4] @ (10004184 <l59_3+0x8>)
|
|
1000417e: 1ad2 subs r2, r2, r3
|
|
10004180: 4770 bx lr
|
|
10004182: 0000 .short 0x0000
|
|
10004184: 000003ff .word 0x000003ff
|
|
|
|
10004188 <__wrap___aeabi_lmul>:
|
|
10004188: 4351 muls r1, r2
|
|
1000418a: 4343 muls r3, r0
|
|
1000418c: 18c9 adds r1, r1, r3
|
|
1000418e: 468c mov ip, r1
|
|
10004190: 0c11 lsrs r1, r2, #16
|
|
10004192: b283 uxth r3, r0
|
|
10004194: 434b muls r3, r1
|
|
10004196: b410 push {r4}
|
|
10004198: 0c04 lsrs r4, r0, #16
|
|
1000419a: 4361 muls r1, r4
|
|
1000419c: b292 uxth r2, r2
|
|
1000419e: b280 uxth r0, r0
|
|
100041a0: 4350 muls r0, r2
|
|
100041a2: 4362 muls r2, r4
|
|
100041a4: 041c lsls r4, r3, #16
|
|
100041a6: 0c1b lsrs r3, r3, #16
|
|
100041a8: 1900 adds r0, r0, r4
|
|
100041aa: bc10 pop {r4}
|
|
100041ac: 4159 adcs r1, r3
|
|
100041ae: 0413 lsls r3, r2, #16
|
|
100041b0: 0c12 lsrs r2, r2, #16
|
|
100041b2: 18c0 adds r0, r0, r3
|
|
100041b4: 4151 adcs r1, r2
|
|
100041b6: 4461 add r1, ip
|
|
100041b8: 4770 bx lr
|
|
...
|
|
|
|
100041bc <__aeabi_float_init>:
|
|
100041bc: b570 push {r4, r5, r6, lr}
|
|
100041be: 2313 movs r3, #19
|
|
100041c0: 781e ldrb r6, [r3, #0]
|
|
100041c2: 482a ldr r0, [pc, #168] @ (1000426c <__aeabi_float_init+0xb0>)
|
|
100041c4: f7ff f956 bl 10003474 <rom_data_lookup>
|
|
100041c8: 0005 movs r5, r0
|
|
100041ca: 2e01 cmp r6, #1
|
|
100041cc: d011 beq.n 100041f2 <__aeabi_float_init+0x36>
|
|
100041ce: 2e01 cmp r6, #1
|
|
100041d0: dd09 ble.n 100041e6 <__aeabi_float_init+0x2a>
|
|
100041d2: 1eab subs r3, r5, #2
|
|
100041d4: 781b ldrb r3, [r3, #0]
|
|
100041d6: 009b lsls r3, r3, #2
|
|
100041d8: 2b7f cmp r3, #127 @ 0x7f
|
|
100041da: dd40 ble.n 1000425e <__aeabi_float_init+0xa2>
|
|
100041dc: 4824 ldr r0, [pc, #144] @ (10004270 <__aeabi_float_init+0xb4>)
|
|
100041de: 2280 movs r2, #128 @ 0x80
|
|
100041e0: 0029 movs r1, r5
|
|
100041e2: f000 f88b bl 100042fc <__wrap___aeabi_memcpy>
|
|
100041e6: 4823 ldr r0, [pc, #140] @ (10004274 <__aeabi_float_init+0xb8>)
|
|
100041e8: f7ff f93c bl 10003464 <rom_func_lookup>
|
|
100041ec: 4b22 ldr r3, [pc, #136] @ (10004278 <__aeabi_float_init+0xbc>)
|
|
100041ee: 6018 str r0, [r3, #0]
|
|
100041f0: bd70 pop {r4, r5, r6, pc}
|
|
100041f2: 481f ldr r0, [pc, #124] @ (10004270 <__aeabi_float_init+0xb4>)
|
|
100041f4: 2254 movs r2, #84 @ 0x54
|
|
100041f6: 0029 movs r1, r5
|
|
100041f8: f000 f880 bl 100042fc <__wrap___aeabi_memcpy>
|
|
100041fc: 4b1f ldr r3, [pc, #124] @ (1000427c <__aeabi_float_init+0xc0>)
|
|
100041fe: 881a ldrh r2, [r3, #0]
|
|
10004200: 4b1f ldr r3, [pc, #124] @ (10004280 <__aeabi_float_init+0xc4>)
|
|
10004202: 429a cmp r2, r3
|
|
10004204: d11c bne.n 10004240 <__aeabi_float_init+0x84>
|
|
10004206: 23a7 movs r3, #167 @ 0xa7
|
|
10004208: 019b lsls r3, r3, #6
|
|
1000420a: 881a ldrh r2, [r3, #0]
|
|
1000420c: 4b1d ldr r3, [pc, #116] @ (10004284 <__aeabi_float_init+0xc8>)
|
|
1000420e: 429a cmp r2, r3
|
|
10004210: d116 bne.n 10004240 <__aeabi_float_init+0x84>
|
|
10004212: 4b1d ldr r3, [pc, #116] @ (10004288 <__aeabi_float_init+0xcc>)
|
|
10004214: 881a ldrh r2, [r3, #0]
|
|
10004216: 4b1d ldr r3, [pc, #116] @ (1000428c <__aeabi_float_init+0xd0>)
|
|
10004218: 429a cmp r2, r3
|
|
1000421a: d111 bne.n 10004240 <__aeabi_float_init+0x84>
|
|
1000421c: 4b1c ldr r3, [pc, #112] @ (10004290 <__aeabi_float_init+0xd4>)
|
|
1000421e: 881a ldrh r2, [r3, #0]
|
|
10004220: 2394 movs r3, #148 @ 0x94
|
|
10004222: 019b lsls r3, r3, #6
|
|
10004224: 429a cmp r2, r3
|
|
10004226: d10b bne.n 10004240 <__aeabi_float_init+0x84>
|
|
10004228: 4b1a ldr r3, [pc, #104] @ (10004294 <__aeabi_float_init+0xd8>)
|
|
1000422a: 881a ldrh r2, [r3, #0]
|
|
1000422c: 4b1a ldr r3, [pc, #104] @ (10004298 <__aeabi_float_init+0xdc>)
|
|
1000422e: 429a cmp r2, r3
|
|
10004230: d106 bne.n 10004240 <__aeabi_float_init+0x84>
|
|
10004232: 4b1a ldr r3, [pc, #104] @ (1000429c <__aeabi_float_init+0xe0>)
|
|
10004234: 681a ldr r2, [r3, #0]
|
|
10004236: 4b1a ldr r3, [pc, #104] @ (100042a0 <__aeabi_float_init+0xe4>)
|
|
10004238: 429a cmp r2, r3
|
|
1000423a: d101 bne.n 10004240 <__aeabi_float_init+0x84>
|
|
1000423c: 2315 movs r3, #21
|
|
1000423e: e007 b.n 10004250 <__aeabi_float_init+0x94>
|
|
10004240: 4818 ldr r0, [pc, #96] @ (100042a4 <__aeabi_float_init+0xe8>)
|
|
10004242: f7fe f813 bl 1000226c <panic>
|
|
10004246: 4c18 ldr r4, [pc, #96] @ (100042a8 <__aeabi_float_init+0xec>)
|
|
10004248: 4a09 ldr r2, [pc, #36] @ (10004270 <__aeabi_float_init+0xb4>)
|
|
1000424a: 0099 lsls r1, r3, #2
|
|
1000424c: 508c str r4, [r1, r2]
|
|
1000424e: 3301 adds r3, #1
|
|
10004250: 2b1f cmp r3, #31
|
|
10004252: d9f8 bls.n 10004246 <__aeabi_float_init+0x8a>
|
|
10004254: 4b14 ldr r3, [pc, #80] @ (100042a8 <__aeabi_float_init+0xec>)
|
|
10004256: 4a06 ldr r2, [pc, #24] @ (10004270 <__aeabi_float_init+0xb4>)
|
|
10004258: 6213 str r3, [r2, #32]
|
|
1000425a: 61d3 str r3, [r2, #28]
|
|
1000425c: e7b7 b.n 100041ce <__aeabi_float_init+0x12>
|
|
1000425e: 4b13 ldr r3, [pc, #76] @ (100042ac <__aeabi_float_init+0xf0>)
|
|
10004260: 4a13 ldr r2, [pc, #76] @ (100042b0 <__aeabi_float_init+0xf4>)
|
|
10004262: 4814 ldr r0, [pc, #80] @ (100042b4 <__aeabi_float_init+0xf8>)
|
|
10004264: 2142 movs r1, #66 @ 0x42
|
|
10004266: f7fd ff69 bl 1000213c <__assert_func>
|
|
1000426a: 46c0 nop @ (mov r8, r8)
|
|
1000426c: 00004653 .word 0x00004653
|
|
10004270: 20000640 .word 0x20000640
|
|
10004274: 0000334c .word 0x0000334c
|
|
10004278: 2000063c .word 0x2000063c
|
|
1000427c: 000029ee .word 0x000029ee
|
|
10004280: 00000fc4 .word 0x00000fc4
|
|
10004284: 00000dc2 .word 0x00000dc2
|
|
10004288: 00002b96 .word 0x00002b96
|
|
1000428c: 0000b5c0 .word 0x0000b5c0
|
|
10004290: 00002b18 .word 0x00002b18
|
|
10004294: 00002acc .word 0x00002acc
|
|
10004298: 0000b510 .word 0x0000b510
|
|
1000429c: 00002cfc .word 0x00002cfc
|
|
100042a0: 6487ed51 .word 0x6487ed51
|
|
100042a4: 1000543c .word 0x1000543c
|
|
100042a8: 100042b9 .word 0x100042b9
|
|
100042ac: 100057d0 .word 0x100057d0
|
|
100042b0: 10005854 .word 0x10005854
|
|
100042b4: 10005804 .word 0x10005804
|
|
|
|
100042b8 <float_table_shim_on_use_helper>:
|
|
100042b8: b507 push {r0, r1, r2, lr}
|
|
100042ba: 4660 mov r0, ip
|
|
100042bc: 2800 cmp r0, #0
|
|
100042be: d100 bne.n 100042c2 <float_table_shim_on_use_helper+0xa>
|
|
100042c0: be00 bkpt 0x0000
|
|
100042c2: 8801 ldrh r1, [r0, #0]
|
|
100042c4: 0a0a lsrs r2, r1, #8
|
|
100042c6: 3002 adds r0, #2
|
|
100042c8: 2adf cmp r2, #223 @ 0xdf
|
|
100042ca: d1fa bne.n 100042c2 <float_table_shim_on_use_helper+0xa>
|
|
100042cc: b2c9 uxtb r1, r1
|
|
100042ce: 0882 lsrs r2, r0, #2
|
|
100042d0: d304 bcc.n 100042dc <float_table_shim_on_use_helper+0x24>
|
|
100042d2: 8802 ldrh r2, [r0, #0]
|
|
100042d4: 8840 ldrh r0, [r0, #2]
|
|
100042d6: 0400 lsls r0, r0, #16
|
|
100042d8: 4310 orrs r0, r2
|
|
100042da: e000 b.n 100042de <float_table_shim_on_use_helper+0x26>
|
|
100042dc: 6800 ldr r0, [r0, #0]
|
|
100042de: 4a02 ldr r2, [pc, #8] @ (100042e8 <float_table_shim_on_use_helper+0x30>)
|
|
100042e0: 5050 str r0, [r2, r1]
|
|
100042e2: 9003 str r0, [sp, #12]
|
|
100042e4: bd07 pop {r0, r1, r2, pc}
|
|
100042e6: 0000 .short 0x0000
|
|
100042e8: 20000640 .word 0x20000640
|
|
|
|
100042ec <__aeabi_mem_init>:
|
|
100042ec: 4801 ldr r0, [pc, #4] @ (100042f4 <__aeabi_mem_init+0x8>)
|
|
100042ee: 2104 movs r1, #4
|
|
100042f0: 4b01 ldr r3, [pc, #4] @ (100042f8 <__aeabi_mem_init+0xc>)
|
|
100042f2: 4718 bx r3
|
|
100042f4: 20000340 .word 0x20000340
|
|
100042f8: 10003485 .word 0x10003485
|
|
|
|
100042fc <__wrap___aeabi_memcpy>:
|
|
100042fc: 4b01 ldr r3, [pc, #4] @ (10004304 <__wrap___aeabi_memcpy+0x8>)
|
|
100042fe: 685b ldr r3, [r3, #4]
|
|
10004300: 4718 bx r3
|
|
10004302: 0000 .short 0x0000
|
|
10004304: 20000340 .word 0x20000340
|
|
|
|
10004308 <stdio_out_chars_no_crlf>:
|
|
10004308: b510 push {r4, lr}
|
|
1000430a: 0003 movs r3, r0
|
|
1000430c: 0008 movs r0, r1
|
|
1000430e: 0011 movs r1, r2
|
|
10004310: 681b ldr r3, [r3, #0]
|
|
10004312: 4798 blx r3
|
|
10004314: bd10 pop {r4, pc}
|
|
...
|
|
|
|
10004318 <stdio_out_chars_crlf>:
|
|
10004318: b5f8 push {r3, r4, r5, r6, r7, lr}
|
|
1000431a: 0007 movs r7, r0
|
|
1000431c: 000d movs r5, r1
|
|
1000431e: 0016 movs r6, r2
|
|
10004320: 7d43 ldrb r3, [r0, #21]
|
|
10004322: 2b00 cmp r3, #0
|
|
10004324: d002 beq.n 1000432c <stdio_out_chars_crlf+0x14>
|
|
10004326: 2400 movs r4, #0
|
|
10004328: 2000 movs r0, #0
|
|
1000432a: e00c b.n 10004346 <stdio_out_chars_crlf+0x2e>
|
|
1000432c: 6803 ldr r3, [r0, #0]
|
|
1000432e: 0011 movs r1, r2
|
|
10004330: 0028 movs r0, r5
|
|
10004332: 4798 blx r3
|
|
10004334: e02d b.n 10004392 <stdio_out_chars_crlf+0x7a>
|
|
10004336: 7d3b ldrb r3, [r7, #20]
|
|
10004338: e010 b.n 1000435c <stdio_out_chars_crlf+0x44>
|
|
1000433a: 683b ldr r3, [r7, #0]
|
|
1000433c: 4815 ldr r0, [pc, #84] @ (10004394 <stdio_out_chars_crlf+0x7c>)
|
|
1000433e: 2102 movs r1, #2
|
|
10004340: 4798 blx r3
|
|
10004342: 1c60 adds r0, r4, #1
|
|
10004344: 3401 adds r4, #1
|
|
10004346: 42b4 cmp r4, r6
|
|
10004348: da14 bge.n 10004374 <stdio_out_chars_crlf+0x5c>
|
|
1000434a: 2c00 cmp r4, #0
|
|
1000434c: ddf3 ble.n 10004336 <stdio_out_chars_crlf+0x1e>
|
|
1000434e: 192b adds r3, r5, r4
|
|
10004350: 3b01 subs r3, #1
|
|
10004352: 781b ldrb r3, [r3, #0]
|
|
10004354: 3b0d subs r3, #13
|
|
10004356: 425a negs r2, r3
|
|
10004358: 4153 adcs r3, r2
|
|
1000435a: b2db uxtb r3, r3
|
|
1000435c: 5d2a ldrb r2, [r5, r4]
|
|
1000435e: 2a0a cmp r2, #10
|
|
10004360: d1f0 bne.n 10004344 <stdio_out_chars_crlf+0x2c>
|
|
10004362: 2b00 cmp r3, #0
|
|
10004364: d1ee bne.n 10004344 <stdio_out_chars_crlf+0x2c>
|
|
10004366: 42a0 cmp r0, r4
|
|
10004368: dae7 bge.n 1000433a <stdio_out_chars_crlf+0x22>
|
|
1000436a: 683b ldr r3, [r7, #0]
|
|
1000436c: 1a21 subs r1, r4, r0
|
|
1000436e: 1828 adds r0, r5, r0
|
|
10004370: 4798 blx r3
|
|
10004372: e7e2 b.n 1000433a <stdio_out_chars_crlf+0x22>
|
|
10004374: 42b0 cmp r0, r6
|
|
10004376: da03 bge.n 10004380 <stdio_out_chars_crlf+0x68>
|
|
10004378: 683b ldr r3, [r7, #0]
|
|
1000437a: 1a31 subs r1, r6, r0
|
|
1000437c: 1828 adds r0, r5, r0
|
|
1000437e: 4798 blx r3
|
|
10004380: 2e00 cmp r6, #0
|
|
10004382: dd06 ble.n 10004392 <stdio_out_chars_crlf+0x7a>
|
|
10004384: 19ad adds r5, r5, r6
|
|
10004386: 3d01 subs r5, #1
|
|
10004388: 782b ldrb r3, [r5, #0]
|
|
1000438a: 3b0d subs r3, #13
|
|
1000438c: 425a negs r2, r3
|
|
1000438e: 4153 adcs r3, r2
|
|
10004390: 753b strb r3, [r7, #20]
|
|
10004392: bdf8 pop {r3, r4, r5, r6, r7, pc}
|
|
10004394: 100058c8 .word 0x100058c8
|
|
|
|
10004398 <stdio_stack_buffer_flush>:
|
|
10004398: b570 push {r4, r5, r6, lr}
|
|
1000439a: 0005 movs r5, r0
|
|
1000439c: 6803 ldr r3, [r0, #0]
|
|
1000439e: 2b00 cmp r3, #0
|
|
100043a0: d016 beq.n 100043d0 <stdio_stack_buffer_flush+0x38>
|
|
100043a2: 4b0c ldr r3, [pc, #48] @ (100043d4 <stdio_stack_buffer_flush+0x3c>)
|
|
100043a4: 681c ldr r4, [r3, #0]
|
|
100043a6: e005 b.n 100043b4 <stdio_stack_buffer_flush+0x1c>
|
|
100043a8: 0029 movs r1, r5
|
|
100043aa: c904 ldmia r1!, {r2}
|
|
100043ac: 0020 movs r0, r4
|
|
100043ae: f7ff ffb3 bl 10004318 <stdio_out_chars_crlf>
|
|
100043b2: 6924 ldr r4, [r4, #16]
|
|
100043b4: 2c00 cmp r4, #0
|
|
100043b6: d009 beq.n 100043cc <stdio_stack_buffer_flush+0x34>
|
|
100043b8: 6823 ldr r3, [r4, #0]
|
|
100043ba: 2b00 cmp r3, #0
|
|
100043bc: d0f9 beq.n 100043b2 <stdio_stack_buffer_flush+0x1a>
|
|
100043be: 4b06 ldr r3, [pc, #24] @ (100043d8 <stdio_stack_buffer_flush+0x40>)
|
|
100043c0: 681b ldr r3, [r3, #0]
|
|
100043c2: 2b00 cmp r3, #0
|
|
100043c4: d0f0 beq.n 100043a8 <stdio_stack_buffer_flush+0x10>
|
|
100043c6: 42a3 cmp r3, r4
|
|
100043c8: d1f3 bne.n 100043b2 <stdio_stack_buffer_flush+0x1a>
|
|
100043ca: e7ed b.n 100043a8 <stdio_stack_buffer_flush+0x10>
|
|
100043cc: 2300 movs r3, #0
|
|
100043ce: 602b str r3, [r5, #0]
|
|
100043d0: bd70 pop {r4, r5, r6, pc}
|
|
100043d2: 46c0 nop @ (mov r8, r8)
|
|
100043d4: 20000524 .word 0x20000524
|
|
100043d8: 20000528 .word 0x20000528
|
|
|
|
100043dc <stdio_buffered_printer>:
|
|
100043dc: b570 push {r4, r5, r6, lr}
|
|
100043de: 0005 movs r5, r0
|
|
100043e0: 000c movs r4, r1
|
|
100043e2: 680b ldr r3, [r1, #0]
|
|
100043e4: 2b80 cmp r3, #128 @ 0x80
|
|
100043e6: d005 beq.n 100043f4 <stdio_buffered_printer+0x18>
|
|
100043e8: 6823 ldr r3, [r4, #0]
|
|
100043ea: 1c5a adds r2, r3, #1
|
|
100043ec: 6022 str r2, [r4, #0]
|
|
100043ee: 18e4 adds r4, r4, r3
|
|
100043f0: 7125 strb r5, [r4, #4]
|
|
100043f2: bd70 pop {r4, r5, r6, pc}
|
|
100043f4: 0008 movs r0, r1
|
|
100043f6: f7ff ffcf bl 10004398 <stdio_stack_buffer_flush>
|
|
100043fa: e7f5 b.n 100043e8 <stdio_buffered_printer+0xc>
|
|
|
|
100043fc <update_us_since_boot>:
|
|
100043fc: b510 push {r4, lr}
|
|
100043fe: 2b00 cmp r3, #0
|
|
10004400: db02 blt.n 10004408 <update_us_since_boot+0xc>
|
|
10004402: 6002 str r2, [r0, #0]
|
|
10004404: 6043 str r3, [r0, #4]
|
|
10004406: bd10 pop {r4, pc}
|
|
10004408: 4b02 ldr r3, [pc, #8] @ (10004414 <update_us_since_boot+0x18>)
|
|
1000440a: 4a03 ldr r2, [pc, #12] @ (10004418 <update_us_since_boot+0x1c>)
|
|
1000440c: 4803 ldr r0, [pc, #12] @ (1000441c <update_us_since_boot+0x20>)
|
|
1000440e: 213f movs r1, #63 @ 0x3f
|
|
10004410: f7fd fe94 bl 1000213c <__assert_func>
|
|
10004414: 10004a20 .word 0x10004a20
|
|
10004418: 100058cc .word 0x100058cc
|
|
1000441c: 10004a3c .word 0x10004a3c
|
|
|
|
10004420 <get_absolute_time>:
|
|
10004420: b510 push {r4, lr}
|
|
10004422: b082 sub sp, #8
|
|
10004424: 0004 movs r4, r0
|
|
10004426: f7fd f9d5 bl 100017d4 <time_us_64>
|
|
1000442a: 0002 movs r2, r0
|
|
1000442c: 000b movs r3, r1
|
|
1000442e: 4668 mov r0, sp
|
|
10004430: f7ff ffe4 bl 100043fc <update_us_since_boot>
|
|
10004434: 9a00 ldr r2, [sp, #0]
|
|
10004436: 9b01 ldr r3, [sp, #4]
|
|
10004438: 6022 str r2, [r4, #0]
|
|
1000443a: 6063 str r3, [r4, #4]
|
|
1000443c: 0020 movs r0, r4
|
|
1000443e: b002 add sp, #8
|
|
10004440: bd10 pop {r4, pc}
|
|
...
|
|
|
|
10004444 <delayed_by_ms>:
|
|
10004444: b570 push {r4, r5, r6, lr}
|
|
10004446: b082 sub sp, #8
|
|
10004448: 0006 movs r6, r0
|
|
1000444a: 0014 movs r4, r2
|
|
1000444c: 001d movs r5, r3
|
|
1000444e: 22fa movs r2, #250 @ 0xfa
|
|
10004450: 0092 lsls r2, r2, #2
|
|
10004452: 2300 movs r3, #0
|
|
10004454: 9806 ldr r0, [sp, #24]
|
|
10004456: 2100 movs r1, #0
|
|
10004458: f7ff fe96 bl 10004188 <__wrap___aeabi_lmul>
|
|
1000445c: 0002 movs r2, r0
|
|
1000445e: 000b movs r3, r1
|
|
10004460: 1912 adds r2, r2, r4
|
|
10004462: 416b adcs r3, r5
|
|
10004464: 2b00 cmp r3, #0
|
|
10004466: db09 blt.n 1000447c <delayed_by_ms+0x38>
|
|
10004468: 4668 mov r0, sp
|
|
1000446a: f7ff ffc7 bl 100043fc <update_us_since_boot>
|
|
1000446e: 9a00 ldr r2, [sp, #0]
|
|
10004470: 9b01 ldr r3, [sp, #4]
|
|
10004472: 6032 str r2, [r6, #0]
|
|
10004474: 6073 str r3, [r6, #4]
|
|
10004476: 0030 movs r0, r6
|
|
10004478: b002 add sp, #8
|
|
1000447a: bd70 pop {r4, r5, r6, pc}
|
|
1000447c: 2201 movs r2, #1
|
|
1000447e: 4252 negs r2, r2
|
|
10004480: 4b00 ldr r3, [pc, #0] @ (10004484 <delayed_by_ms+0x40>)
|
|
10004482: e7f1 b.n 10004468 <delayed_by_ms+0x24>
|
|
10004484: 7fffffff .word 0x7fffffff
|
|
|
|
10004488 <make_timeout_time_ms>:
|
|
10004488: b530 push {r4, r5, lr}
|
|
1000448a: b085 sub sp, #20
|
|
1000448c: 0004 movs r4, r0
|
|
1000448e: 000d movs r5, r1
|
|
10004490: a802 add r0, sp, #8
|
|
10004492: f7ff ffc5 bl 10004420 <get_absolute_time>
|
|
10004496: 9a02 ldr r2, [sp, #8]
|
|
10004498: 9b03 ldr r3, [sp, #12]
|
|
1000449a: 9500 str r5, [sp, #0]
|
|
1000449c: 0020 movs r0, r4
|
|
1000449e: f7ff ffd1 bl 10004444 <delayed_by_ms>
|
|
100044a2: 0020 movs r0, r4
|
|
100044a4: b005 add sp, #20
|
|
100044a6: bd30 pop {r4, r5, pc}
|
|
|
|
100044a8 <stdout_serialize_begin>:
|
|
100044a8: b500 push {lr}
|
|
100044aa: b083 sub sp, #12
|
|
100044ac: 21fa movs r1, #250 @ 0xfa
|
|
100044ae: 0089 lsls r1, r1, #2
|
|
100044b0: 4668 mov r0, sp
|
|
100044b2: f7ff ffe9 bl 10004488 <make_timeout_time_ms>
|
|
100044b6: 9a00 ldr r2, [sp, #0]
|
|
100044b8: 9b01 ldr r3, [sp, #4]
|
|
100044ba: 4802 ldr r0, [pc, #8] @ (100044c4 <stdout_serialize_begin+0x1c>)
|
|
100044bc: f000 faa0 bl 10004a00 <__mutex_try_enter_block_until_veneer>
|
|
100044c0: b003 add sp, #12
|
|
100044c2: bd00 pop {pc}
|
|
100044c4: 20000368 .word 0x20000368
|
|
|
|
100044c8 <stdout_serialize_end>:
|
|
100044c8: b510 push {r4, lr}
|
|
100044ca: 4802 ldr r0, [pc, #8] @ (100044d4 <stdout_serialize_end+0xc>)
|
|
100044cc: f000 fa78 bl 100049c0 <__mutex_exit_veneer>
|
|
100044d0: bd10 pop {r4, pc}
|
|
100044d2: 46c0 nop @ (mov r8, r8)
|
|
100044d4: 20000368 .word 0x20000368
|
|
|
|
100044d8 <stdio_put_string>:
|
|
100044d8: b5f0 push {r4, r5, r6, r7, lr}
|
|
100044da: 46ce mov lr, r9
|
|
100044dc: 4647 mov r7, r8
|
|
100044de: b580 push {r7, lr}
|
|
100044e0: b083 sub sp, #12
|
|
100044e2: 0006 movs r6, r0
|
|
100044e4: 000d movs r5, r1
|
|
100044e6: 4690 mov r8, r2
|
|
100044e8: 001c movs r4, r3
|
|
100044ea: f7ff ffdd bl 100044a8 <stdout_serialize_begin>
|
|
100044ee: 4681 mov r9, r0
|
|
100044f0: 1c6b adds r3, r5, #1
|
|
100044f2: d005 beq.n 10004500 <stdio_put_string+0x28>
|
|
100044f4: 2c00 cmp r4, #0
|
|
100044f6: d008 beq.n 1000450a <stdio_put_string+0x32>
|
|
100044f8: 4f19 ldr r7, [pc, #100] @ (10004560 <stdio_put_string+0x88>)
|
|
100044fa: 4b1a ldr r3, [pc, #104] @ (10004564 <stdio_put_string+0x8c>)
|
|
100044fc: 681c ldr r4, [r3, #0]
|
|
100044fe: e007 b.n 10004510 <stdio_put_string+0x38>
|
|
10004500: 0030 movs r0, r6
|
|
10004502: f000 fa2b bl 1000495c <strlen>
|
|
10004506: 0005 movs r5, r0
|
|
10004508: e7f4 b.n 100044f4 <stdio_put_string+0x1c>
|
|
1000450a: 4f17 ldr r7, [pc, #92] @ (10004568 <stdio_put_string+0x90>)
|
|
1000450c: e7f5 b.n 100044fa <stdio_put_string+0x22>
|
|
1000450e: 6924 ldr r4, [r4, #16]
|
|
10004510: 2c00 cmp r4, #0
|
|
10004512: d017 beq.n 10004544 <stdio_put_string+0x6c>
|
|
10004514: 6823 ldr r3, [r4, #0]
|
|
10004516: 2b00 cmp r3, #0
|
|
10004518: d0f9 beq.n 1000450e <stdio_put_string+0x36>
|
|
1000451a: 4b14 ldr r3, [pc, #80] @ (1000456c <stdio_put_string+0x94>)
|
|
1000451c: 681b ldr r3, [r3, #0]
|
|
1000451e: 2b00 cmp r3, #0
|
|
10004520: d001 beq.n 10004526 <stdio_put_string+0x4e>
|
|
10004522: 42a3 cmp r3, r4
|
|
10004524: d1f3 bne.n 1000450e <stdio_put_string+0x36>
|
|
10004526: 002a movs r2, r5
|
|
10004528: 0031 movs r1, r6
|
|
1000452a: 0020 movs r0, r4
|
|
1000452c: 47b8 blx r7
|
|
1000452e: 4643 mov r3, r8
|
|
10004530: 2b00 cmp r3, #0
|
|
10004532: d0ec beq.n 1000450e <stdio_put_string+0x36>
|
|
10004534: 466b mov r3, sp
|
|
10004536: 1dd9 adds r1, r3, #7
|
|
10004538: 230a movs r3, #10
|
|
1000453a: 700b strb r3, [r1, #0]
|
|
1000453c: 2201 movs r2, #1
|
|
1000453e: 0020 movs r0, r4
|
|
10004540: 47b8 blx r7
|
|
10004542: e7e4 b.n 1000450e <stdio_put_string+0x36>
|
|
10004544: 464b mov r3, r9
|
|
10004546: 2b00 cmp r3, #0
|
|
10004548: d107 bne.n 1000455a <stdio_put_string+0x82>
|
|
1000454a: 1e6b subs r3, r5, #1
|
|
1000454c: 419d sbcs r5, r3
|
|
1000454e: b2e8 uxtb r0, r5
|
|
10004550: b003 add sp, #12
|
|
10004552: bcc0 pop {r6, r7}
|
|
10004554: 46b9 mov r9, r7
|
|
10004556: 46b0 mov r8, r6
|
|
10004558: bdf0 pop {r4, r5, r6, r7, pc}
|
|
1000455a: f7ff ffb5 bl 100044c8 <stdout_serialize_end>
|
|
1000455e: e7f4 b.n 1000454a <stdio_put_string+0x72>
|
|
10004560: 10004309 .word 0x10004309
|
|
10004564: 20000524 .word 0x20000524
|
|
10004568: 10004319 .word 0x10004319
|
|
1000456c: 20000528 .word 0x20000528
|
|
|
|
10004570 <stdio_set_driver_enabled>:
|
|
10004570: 4a09 ldr r2, [pc, #36] @ (10004598 <stdio_set_driver_enabled+0x28>)
|
|
10004572: e001 b.n 10004578 <stdio_set_driver_enabled+0x8>
|
|
10004574: 3310 adds r3, #16
|
|
10004576: 001a movs r2, r3
|
|
10004578: 6813 ldr r3, [r2, #0]
|
|
1000457a: 2b00 cmp r3, #0
|
|
1000457c: d008 beq.n 10004590 <stdio_set_driver_enabled+0x20>
|
|
1000457e: 4283 cmp r3, r0
|
|
10004580: d1f8 bne.n 10004574 <stdio_set_driver_enabled+0x4>
|
|
10004582: 2900 cmp r1, #0
|
|
10004584: d107 bne.n 10004596 <stdio_set_driver_enabled+0x26>
|
|
10004586: 6903 ldr r3, [r0, #16]
|
|
10004588: 6013 str r3, [r2, #0]
|
|
1000458a: 2300 movs r3, #0
|
|
1000458c: 6103 str r3, [r0, #16]
|
|
1000458e: e002 b.n 10004596 <stdio_set_driver_enabled+0x26>
|
|
10004590: 2900 cmp r1, #0
|
|
10004592: d000 beq.n 10004596 <stdio_set_driver_enabled+0x26>
|
|
10004594: 6010 str r0, [r2, #0]
|
|
10004596: 4770 bx lr
|
|
10004598: 20000524 .word 0x20000524
|
|
|
|
1000459c <stdio_flush>:
|
|
1000459c: b510 push {r4, lr}
|
|
1000459e: 4b06 ldr r3, [pc, #24] @ (100045b8 <stdio_flush+0x1c>)
|
|
100045a0: 681c ldr r4, [r3, #0]
|
|
100045a2: e001 b.n 100045a8 <stdio_flush+0xc>
|
|
100045a4: 4798 blx r3
|
|
100045a6: 6924 ldr r4, [r4, #16]
|
|
100045a8: 2c00 cmp r4, #0
|
|
100045aa: d003 beq.n 100045b4 <stdio_flush+0x18>
|
|
100045ac: 6863 ldr r3, [r4, #4]
|
|
100045ae: 2b00 cmp r3, #0
|
|
100045b0: d1f8 bne.n 100045a4 <stdio_flush+0x8>
|
|
100045b2: e7f8 b.n 100045a6 <stdio_flush+0xa>
|
|
100045b4: bd10 pop {r4, pc}
|
|
100045b6: 46c0 nop @ (mov r8, r8)
|
|
100045b8: 20000524 .word 0x20000524
|
|
|
|
100045bc <__wrap_puts>:
|
|
100045bc: b570 push {r4, r5, r6, lr}
|
|
100045be: 0005 movs r5, r0
|
|
100045c0: f000 f9cc bl 1000495c <strlen>
|
|
100045c4: 0004 movs r4, r0
|
|
100045c6: 2300 movs r3, #0
|
|
100045c8: 2201 movs r2, #1
|
|
100045ca: 0001 movs r1, r0
|
|
100045cc: 0028 movs r0, r5
|
|
100045ce: f7ff ff83 bl 100044d8 <stdio_put_string>
|
|
100045d2: f7ff ffe3 bl 1000459c <stdio_flush>
|
|
100045d6: 0020 movs r0, r4
|
|
100045d8: bd70 pop {r4, r5, r6, pc}
|
|
...
|
|
|
|
100045dc <__wrap_vprintf>:
|
|
100045dc: b570 push {r4, r5, r6, lr}
|
|
100045de: b0a2 sub sp, #136 @ 0x88
|
|
100045e0: 0004 movs r4, r0
|
|
100045e2: 000e movs r6, r1
|
|
100045e4: f7ff ff60 bl 100044a8 <stdout_serialize_begin>
|
|
100045e8: 0005 movs r5, r0
|
|
100045ea: 2300 movs r3, #0
|
|
100045ec: 9301 str r3, [sp, #4]
|
|
100045ee: 480a ldr r0, [pc, #40] @ (10004618 <__wrap_vprintf+0x3c>)
|
|
100045f0: 0033 movs r3, r6
|
|
100045f2: 0022 movs r2, r4
|
|
100045f4: a901 add r1, sp, #4
|
|
100045f6: f7fe ff1d bl 10003434 <vfctprintf>
|
|
100045fa: 0004 movs r4, r0
|
|
100045fc: a801 add r0, sp, #4
|
|
100045fe: f7ff fecb bl 10004398 <stdio_stack_buffer_flush>
|
|
10004602: f7ff ffcb bl 1000459c <stdio_flush>
|
|
10004606: 2d00 cmp r5, #0
|
|
10004608: d102 bne.n 10004610 <__wrap_vprintf+0x34>
|
|
1000460a: 0020 movs r0, r4
|
|
1000460c: b022 add sp, #136 @ 0x88
|
|
1000460e: bd70 pop {r4, r5, r6, pc}
|
|
10004610: f7ff ff5a bl 100044c8 <stdout_serialize_end>
|
|
10004614: e7f9 b.n 1000460a <__wrap_vprintf+0x2e>
|
|
10004616: 46c0 nop @ (mov r8, r8)
|
|
10004618: 100043dd .word 0x100043dd
|
|
|
|
1000461c <__wrap_printf>:
|
|
1000461c: b40f push {r0, r1, r2, r3}
|
|
1000461e: b500 push {lr}
|
|
10004620: b083 sub sp, #12
|
|
10004622: a904 add r1, sp, #16
|
|
10004624: c901 ldmia r1!, {r0}
|
|
10004626: 9101 str r1, [sp, #4]
|
|
10004628: f7ff ffd8 bl 100045dc <__wrap_vprintf>
|
|
1000462c: b003 add sp, #12
|
|
1000462e: bc08 pop {r3}
|
|
10004630: b004 add sp, #16
|
|
10004632: 4718 bx r3
|
|
|
|
10004634 <stdio_init_all>:
|
|
10004634: b510 push {r4, lr}
|
|
10004636: f000 f8ff bl 10004838 <stdio_uart_init>
|
|
1000463a: 2001 movs r0, #1
|
|
1000463c: bd10 pop {r4, pc}
|
|
...
|
|
|
|
10004640 <uart_putc>:
|
|
10004640: b510 push {r4, lr}
|
|
10004642: b082 sub sp, #8
|
|
10004644: 000c movs r4, r1
|
|
10004646: 4b14 ldr r3, [pc, #80] @ (10004698 <uart_putc+0x58>)
|
|
10004648: 18c3 adds r3, r0, r3
|
|
1000464a: 425a negs r2, r3
|
|
1000464c: 4153 adcs r3, r2
|
|
1000464e: 4a13 ldr r2, [pc, #76] @ (1000469c <uart_putc+0x5c>)
|
|
10004650: 005b lsls r3, r3, #1
|
|
10004652: 5e9b ldrsh r3, [r3, r2]
|
|
10004654: 428b cmp r3, r1
|
|
10004656: d004 beq.n 10004662 <uart_putc+0x22>
|
|
10004658: 466b mov r3, sp
|
|
1000465a: 1dda adds r2, r3, #7
|
|
1000465c: 7014 strb r4, [r2, #0]
|
|
1000465e: 2100 movs r1, #0
|
|
10004660: e015 b.n 1000468e <uart_putc+0x4e>
|
|
10004662: 466b mov r3, sp
|
|
10004664: 1dda adds r2, r3, #7
|
|
10004666: 230d movs r3, #13
|
|
10004668: 7013 strb r3, [r2, #0]
|
|
1000466a: 2100 movs r1, #0
|
|
1000466c: 2900 cmp r1, #0
|
|
1000466e: d1f3 bne.n 10004658 <uart_putc+0x18>
|
|
10004670: 6983 ldr r3, [r0, #24]
|
|
10004672: 069b lsls r3, r3, #26
|
|
10004674: d4fc bmi.n 10004670 <uart_putc+0x30>
|
|
10004676: 7813 ldrb r3, [r2, #0]
|
|
10004678: 6003 str r3, [r0, #0]
|
|
1000467a: 3101 adds r1, #1
|
|
1000467c: 3201 adds r2, #1
|
|
1000467e: e7f5 b.n 1000466c <uart_putc+0x2c>
|
|
10004680: 6983 ldr r3, [r0, #24]
|
|
10004682: 069b lsls r3, r3, #26
|
|
10004684: d4fc bmi.n 10004680 <uart_putc+0x40>
|
|
10004686: 7813 ldrb r3, [r2, #0]
|
|
10004688: 6003 str r3, [r0, #0]
|
|
1000468a: 3101 adds r1, #1
|
|
1000468c: 3201 adds r2, #1
|
|
1000468e: 2900 cmp r1, #0
|
|
10004690: d0f6 beq.n 10004680 <uart_putc+0x40>
|
|
10004692: b002 add sp, #8
|
|
10004694: bd10 pop {r4, pc}
|
|
10004696: 46c0 nop @ (mov r8, r8)
|
|
10004698: bffc8000 .word 0xbffc8000
|
|
1000469c: 20000774 .word 0x20000774
|
|
|
|
100046a0 <uart_getc>:
|
|
100046a0: b082 sub sp, #8
|
|
100046a2: 2200 movs r2, #0
|
|
100046a4: 466b mov r3, sp
|
|
100046a6: 1dd9 adds r1, r3, #7
|
|
100046a8: e006 b.n 100046b8 <uart_getc+0x18>
|
|
100046aa: 6983 ldr r3, [r0, #24]
|
|
100046ac: 06db lsls r3, r3, #27
|
|
100046ae: d4fc bmi.n 100046aa <uart_getc+0xa>
|
|
100046b0: 6803 ldr r3, [r0, #0]
|
|
100046b2: 700b strb r3, [r1, #0]
|
|
100046b4: 3201 adds r2, #1
|
|
100046b6: 3101 adds r1, #1
|
|
100046b8: 2a00 cmp r2, #0
|
|
100046ba: d0f6 beq.n 100046aa <uart_getc+0xa>
|
|
100046bc: 466b mov r3, sp
|
|
100046be: 79d8 ldrb r0, [r3, #7]
|
|
100046c0: b002 add sp, #8
|
|
100046c2: 4770 bx lr
|
|
|
|
100046c4 <stdio_uart_out_chars>:
|
|
100046c4: b570 push {r4, r5, r6, lr}
|
|
100046c6: 0006 movs r6, r0
|
|
100046c8: 000d movs r5, r1
|
|
100046ca: 2400 movs r4, #0
|
|
100046cc: e005 b.n 100046da <stdio_uart_out_chars+0x16>
|
|
100046ce: 5d31 ldrb r1, [r6, r4]
|
|
100046d0: 4b03 ldr r3, [pc, #12] @ (100046e0 <stdio_uart_out_chars+0x1c>)
|
|
100046d2: 6818 ldr r0, [r3, #0]
|
|
100046d4: f7ff ffb4 bl 10004640 <uart_putc>
|
|
100046d8: 3401 adds r4, #1
|
|
100046da: 42ac cmp r4, r5
|
|
100046dc: dbf7 blt.n 100046ce <stdio_uart_out_chars+0xa>
|
|
100046de: bd70 pop {r4, r5, r6, pc}
|
|
100046e0: 20000778 .word 0x20000778
|
|
|
|
100046e4 <stdio_uart_in_chars>:
|
|
100046e4: b5f8 push {r3, r4, r5, r6, r7, lr}
|
|
100046e6: 0006 movs r6, r0
|
|
100046e8: 000d movs r5, r1
|
|
100046ea: 2700 movs r7, #0
|
|
100046ec: e005 b.n 100046fa <stdio_uart_in_chars+0x16>
|
|
100046ee: 1c7c adds r4, r7, #1
|
|
100046f0: 19f7 adds r7, r6, r7
|
|
100046f2: f7ff ffd5 bl 100046a0 <uart_getc>
|
|
100046f6: 7038 strb r0, [r7, #0]
|
|
100046f8: 0027 movs r7, r4
|
|
100046fa: 42af cmp r7, r5
|
|
100046fc: da04 bge.n 10004708 <stdio_uart_in_chars+0x24>
|
|
100046fe: 4a0e ldr r2, [pc, #56] @ (10004738 <stdio_uart_in_chars+0x54>)
|
|
10004700: 6810 ldr r0, [r2, #0]
|
|
10004702: 6982 ldr r2, [r0, #24]
|
|
10004704: 06d2 lsls r2, r2, #27
|
|
10004706: d5f2 bpl.n 100046ee <stdio_uart_in_chars+0xa>
|
|
10004708: 4a0c ldr r2, [pc, #48] @ (1000473c <stdio_uart_in_chars+0x58>)
|
|
1000470a: 6812 ldr r2, [r2, #0]
|
|
1000470c: 2a00 cmp r2, #0
|
|
1000470e: d00c beq.n 1000472a <stdio_uart_in_chars+0x46>
|
|
10004710: 4a09 ldr r2, [pc, #36] @ (10004738 <stdio_uart_in_chars+0x54>)
|
|
10004712: 6812 ldr r2, [r2, #0]
|
|
10004714: 2150 movs r1, #80 @ 0x50
|
|
10004716: 6391 str r1, [r2, #56] @ 0x38
|
|
10004718: 0010 movs r0, r2
|
|
1000471a: 3034 adds r0, #52 @ 0x34
|
|
1000471c: 6b52 ldr r2, [r2, #52] @ 0x34
|
|
1000471e: 3918 subs r1, #24
|
|
10004720: 4011 ands r1, r2
|
|
10004722: 2280 movs r2, #128 @ 0x80
|
|
10004724: 0152 lsls r2, r2, #5
|
|
10004726: 4302 orrs r2, r0
|
|
10004728: 6011 str r1, [r2, #0]
|
|
1000472a: 2f00 cmp r7, #0
|
|
1000472c: d001 beq.n 10004732 <stdio_uart_in_chars+0x4e>
|
|
1000472e: 0038 movs r0, r7
|
|
10004730: bdf8 pop {r3, r4, r5, r6, r7, pc}
|
|
10004732: 3f03 subs r7, #3
|
|
10004734: e7fb b.n 1000472e <stdio_uart_in_chars+0x4a>
|
|
10004736: 46c0 nop @ (mov r8, r8)
|
|
10004738: 20000778 .word 0x20000778
|
|
1000473c: 200004b4 .word 0x200004b4
|
|
|
|
10004740 <on_uart_rx>:
|
|
10004740: b510 push {r4, lr}
|
|
10004742: 4b06 ldr r3, [pc, #24] @ (1000475c <on_uart_rx+0x1c>)
|
|
10004744: 681b ldr r3, [r3, #0]
|
|
10004746: 2b00 cmp r3, #0
|
|
10004748: d006 beq.n 10004758 <on_uart_rx+0x18>
|
|
1000474a: 4a05 ldr r2, [pc, #20] @ (10004760 <on_uart_rx+0x20>)
|
|
1000474c: 6812 ldr r2, [r2, #0]
|
|
1000474e: 2100 movs r1, #0
|
|
10004750: 6391 str r1, [r2, #56] @ 0x38
|
|
10004752: 4a04 ldr r2, [pc, #16] @ (10004764 <on_uart_rx+0x24>)
|
|
10004754: 6810 ldr r0, [r2, #0]
|
|
10004756: 4798 blx r3
|
|
10004758: bd10 pop {r4, pc}
|
|
1000475a: 46c0 nop @ (mov r8, r8)
|
|
1000475c: 200004b4 .word 0x200004b4
|
|
10004760: 20000778 .word 0x20000778
|
|
10004764: 200004b8 .word 0x200004b8
|
|
|
|
10004768 <stdio_uart_set_chars_available_callback>:
|
|
10004768: b570 push {r4, r5, r6, lr}
|
|
1000476a: 0005 movs r5, r0
|
|
1000476c: 000e movs r6, r1
|
|
1000476e: 4b1c ldr r3, [pc, #112] @ (100047e0 <stdio_uart_set_chars_available_callback+0x78>)
|
|
10004770: 681a ldr r2, [r3, #0]
|
|
10004772: 4b1c ldr r3, [pc, #112] @ (100047e4 <stdio_uart_set_chars_available_callback+0x7c>)
|
|
10004774: 18d3 adds r3, r2, r3
|
|
10004776: 4259 negs r1, r3
|
|
10004778: 414b adcs r3, r1
|
|
1000477a: 3314 adds r3, #20
|
|
1000477c: 001c movs r4, r3
|
|
1000477e: 2800 cmp r0, #0
|
|
10004780: d01e beq.n 100047c0 <stdio_uart_set_chars_available_callback+0x58>
|
|
10004782: 4b19 ldr r3, [pc, #100] @ (100047e8 <stdio_uart_set_chars_available_callback+0x80>)
|
|
10004784: 681b ldr r3, [r3, #0]
|
|
10004786: 2b00 cmp r3, #0
|
|
10004788: d004 beq.n 10004794 <stdio_uart_set_chars_available_callback+0x2c>
|
|
1000478a: 4b17 ldr r3, [pc, #92] @ (100047e8 <stdio_uart_set_chars_available_callback+0x80>)
|
|
1000478c: 601d str r5, [r3, #0]
|
|
1000478e: 4b17 ldr r3, [pc, #92] @ (100047ec <stdio_uart_set_chars_available_callback+0x84>)
|
|
10004790: 601e str r6, [r3, #0]
|
|
10004792: bd70 pop {r4, r5, r6, pc}
|
|
10004794: 4916 ldr r1, [pc, #88] @ (100047f0 <stdio_uart_set_chars_available_callback+0x88>)
|
|
10004796: 0020 movs r0, r4
|
|
10004798: f7fc f95e bl 10000a58 <irq_set_exclusive_handler>
|
|
1000479c: 2101 movs r1, #1
|
|
1000479e: 0020 movs r0, r4
|
|
100047a0: f7fc f94a bl 10000a38 <irq_set_enabled>
|
|
100047a4: 4b0e ldr r3, [pc, #56] @ (100047e0 <stdio_uart_set_chars_available_callback+0x78>)
|
|
100047a6: 681b ldr r3, [r3, #0]
|
|
100047a8: 2250 movs r2, #80 @ 0x50
|
|
100047aa: 639a str r2, [r3, #56] @ 0x38
|
|
100047ac: 0019 movs r1, r3
|
|
100047ae: 3134 adds r1, #52 @ 0x34
|
|
100047b0: 6b5b ldr r3, [r3, #52] @ 0x34
|
|
100047b2: 3a18 subs r2, #24
|
|
100047b4: 401a ands r2, r3
|
|
100047b6: 2380 movs r3, #128 @ 0x80
|
|
100047b8: 015b lsls r3, r3, #5
|
|
100047ba: 430b orrs r3, r1
|
|
100047bc: 601a str r2, [r3, #0]
|
|
100047be: e7e4 b.n 1000478a <stdio_uart_set_chars_available_callback+0x22>
|
|
100047c0: 4b09 ldr r3, [pc, #36] @ (100047e8 <stdio_uart_set_chars_available_callback+0x80>)
|
|
100047c2: 681b ldr r3, [r3, #0]
|
|
100047c4: 2b00 cmp r3, #0
|
|
100047c6: d0e0 beq.n 1000478a <stdio_uart_set_chars_available_callback+0x22>
|
|
100047c8: 2300 movs r3, #0
|
|
100047ca: 6393 str r3, [r2, #56] @ 0x38
|
|
100047cc: 2100 movs r1, #0
|
|
100047ce: 0020 movs r0, r4
|
|
100047d0: f7fc f932 bl 10000a38 <irq_set_enabled>
|
|
100047d4: 4906 ldr r1, [pc, #24] @ (100047f0 <stdio_uart_set_chars_available_callback+0x88>)
|
|
100047d6: 0020 movs r0, r4
|
|
100047d8: f7fc f968 bl 10000aac <irq_remove_handler>
|
|
100047dc: e7d5 b.n 1000478a <stdio_uart_set_chars_available_callback+0x22>
|
|
100047de: 46c0 nop @ (mov r8, r8)
|
|
100047e0: 20000778 .word 0x20000778
|
|
100047e4: bffc8000 .word 0xbffc8000
|
|
100047e8: 200004b4 .word 0x200004b4
|
|
100047ec: 200004b8 .word 0x200004b8
|
|
100047f0: 10004741 .word 0x10004741
|
|
|
|
100047f4 <stdio_uart_init_full>:
|
|
100047f4: b570 push {r4, r5, r6, lr}
|
|
100047f6: 000d movs r5, r1
|
|
100047f8: 001c movs r4, r3
|
|
100047fa: 4b0d ldr r3, [pc, #52] @ (10004830 <stdio_uart_init_full+0x3c>)
|
|
100047fc: 6018 str r0, [r3, #0]
|
|
100047fe: 2a00 cmp r2, #0
|
|
10004800: da0b bge.n 1000481a <stdio_uart_init_full+0x26>
|
|
10004802: 2c00 cmp r4, #0
|
|
10004804: da0e bge.n 10004824 <stdio_uart_init_full+0x30>
|
|
10004806: 4b0a ldr r3, [pc, #40] @ (10004830 <stdio_uart_init_full+0x3c>)
|
|
10004808: 6818 ldr r0, [r3, #0]
|
|
1000480a: 0029 movs r1, r5
|
|
1000480c: f7fd fa96 bl 10001d3c <uart_init>
|
|
10004810: 4808 ldr r0, [pc, #32] @ (10004834 <stdio_uart_init_full+0x40>)
|
|
10004812: 2101 movs r1, #1
|
|
10004814: f7ff feac bl 10004570 <stdio_set_driver_enabled>
|
|
10004818: bd70 pop {r4, r5, r6, pc}
|
|
1000481a: 2102 movs r1, #2
|
|
1000481c: 0010 movs r0, r2
|
|
1000481e: f7fc f803 bl 10000828 <gpio_set_function>
|
|
10004822: e7ee b.n 10004802 <stdio_uart_init_full+0xe>
|
|
10004824: 2102 movs r1, #2
|
|
10004826: 0020 movs r0, r4
|
|
10004828: f7fb fffe bl 10000828 <gpio_set_function>
|
|
1000482c: e7eb b.n 10004806 <stdio_uart_init_full+0x12>
|
|
1000482e: 46c0 nop @ (mov r8, r8)
|
|
10004830: 20000778 .word 0x20000778
|
|
10004834: 20000350 .word 0x20000350
|
|
|
|
10004838 <stdio_uart_init>:
|
|
10004838: b510 push {r4, lr}
|
|
1000483a: 4b06 ldr r3, [pc, #24] @ (10004854 <stdio_uart_init+0x1c>)
|
|
1000483c: 781b ldrb r3, [r3, #0]
|
|
1000483e: 4b06 ldr r3, [pc, #24] @ (10004858 <stdio_uart_init+0x20>)
|
|
10004840: 781b ldrb r3, [r3, #0]
|
|
10004842: 21e1 movs r1, #225 @ 0xe1
|
|
10004844: 2301 movs r3, #1
|
|
10004846: 2200 movs r2, #0
|
|
10004848: 0249 lsls r1, r1, #9
|
|
1000484a: 4804 ldr r0, [pc, #16] @ (1000485c <stdio_uart_init+0x24>)
|
|
1000484c: f7ff ffd2 bl 100047f4 <stdio_uart_init_full>
|
|
10004850: bd10 pop {r4, pc}
|
|
10004852: 46c0 nop @ (mov r8, r8)
|
|
10004854: 10005944 .word 0x10005944
|
|
10004858: 10005940 .word 0x10005940
|
|
1000485c: 40034000 .word 0x40034000
|
|
|
|
10004860 <spi_set_baudrate>:
|
|
10004860: b5f0 push {r4, r5, r6, r7, lr}
|
|
10004862: 46d6 mov lr, sl
|
|
10004864: 4647 mov r7, r8
|
|
10004866: b580 push {r7, lr}
|
|
10004868: b083 sub sp, #12
|
|
1000486a: 4682 mov sl, r0
|
|
1000486c: 4688 mov r8, r1
|
|
1000486e: 2006 movs r0, #6
|
|
10004870: f7fd fba6 bl 10001fc0 <clock_get_hz>
|
|
10004874: 0007 movs r7, r0
|
|
10004876: 2402 movs r4, #2
|
|
10004878: e000 b.n 1000487c <spi_set_baudrate+0x1c>
|
|
1000487a: 002c movs r4, r5
|
|
1000487c: 2cfe cmp r4, #254 @ 0xfe
|
|
1000487e: d81c bhi.n 100048ba <spi_set_baudrate+0x5a>
|
|
10004880: 9701 str r7, [sp, #4]
|
|
10004882: 2600 movs r6, #0
|
|
10004884: 1ca5 adds r5, r4, #2
|
|
10004886: 0228 lsls r0, r5, #8
|
|
10004888: 4642 mov r2, r8
|
|
1000488a: 2300 movs r3, #0
|
|
1000488c: 2100 movs r1, #0
|
|
1000488e: f7ff fc7b bl 10004188 <__wrap___aeabi_lmul>
|
|
10004892: 2900 cmp r1, #0
|
|
10004894: d103 bne.n 1000489e <spi_set_baudrate+0x3e>
|
|
10004896: 42b1 cmp r1, r6
|
|
10004898: d1ef bne.n 1000487a <spi_set_baudrate+0x1a>
|
|
1000489a: 42b8 cmp r0, r7
|
|
1000489c: d9ed bls.n 1000487a <spi_set_baudrate+0x1a>
|
|
1000489e: 2580 movs r5, #128 @ 0x80
|
|
100048a0: 006d lsls r5, r5, #1
|
|
100048a2: 2d01 cmp r5, #1
|
|
100048a4: d90c bls.n 100048c0 <spi_set_baudrate+0x60>
|
|
100048a6: 1e6e subs r6, r5, #1
|
|
100048a8: 0021 movs r1, r4
|
|
100048aa: 4371 muls r1, r6
|
|
100048ac: 0038 movs r0, r7
|
|
100048ae: f7fe fe2d bl 1000350c <__wrap___aeabi_uidiv>
|
|
100048b2: 4540 cmp r0, r8
|
|
100048b4: d804 bhi.n 100048c0 <spi_set_baudrate+0x60>
|
|
100048b6: 0035 movs r5, r6
|
|
100048b8: e7f3 b.n 100048a2 <spi_set_baudrate+0x42>
|
|
100048ba: 2580 movs r5, #128 @ 0x80
|
|
100048bc: 006d lsls r5, r5, #1
|
|
100048be: e7f0 b.n 100048a2 <spi_set_baudrate+0x42>
|
|
100048c0: 4653 mov r3, sl
|
|
100048c2: 611c str r4, [r3, #16]
|
|
100048c4: 1e6b subs r3, r5, #1
|
|
100048c6: 021b lsls r3, r3, #8
|
|
100048c8: 4652 mov r2, sl
|
|
100048ca: 6812 ldr r2, [r2, #0]
|
|
100048cc: 4053 eors r3, r2
|
|
100048ce: 22ff movs r2, #255 @ 0xff
|
|
100048d0: 0212 lsls r2, r2, #8
|
|
100048d2: 4013 ands r3, r2
|
|
100048d4: 2280 movs r2, #128 @ 0x80
|
|
100048d6: 0152 lsls r2, r2, #5
|
|
100048d8: 4651 mov r1, sl
|
|
100048da: 430a orrs r2, r1
|
|
100048dc: 6013 str r3, [r2, #0]
|
|
100048de: 0029 movs r1, r5
|
|
100048e0: 4361 muls r1, r4
|
|
100048e2: 0038 movs r0, r7
|
|
100048e4: f7fe fe12 bl 1000350c <__wrap___aeabi_uidiv>
|
|
100048e8: b003 add sp, #12
|
|
100048ea: bcc0 pop {r6, r7}
|
|
100048ec: 46ba mov sl, r7
|
|
100048ee: 46b0 mov r8, r6
|
|
100048f0: bdf0 pop {r4, r5, r6, r7, pc}
|
|
...
|
|
|
|
100048f4 <spi_init>:
|
|
100048f4: b510 push {r4, lr}
|
|
100048f6: 0004 movs r4, r0
|
|
100048f8: 4b14 ldr r3, [pc, #80] @ (1000494c <spi_init+0x58>)
|
|
100048fa: 4298 cmp r0, r3
|
|
100048fc: d022 beq.n 10004944 <spi_init+0x50>
|
|
100048fe: 2280 movs r2, #128 @ 0x80
|
|
10004900: 0292 lsls r2, r2, #10
|
|
10004902: 4b13 ldr r3, [pc, #76] @ (10004950 <spi_init+0x5c>)
|
|
10004904: 601a str r2, [r3, #0]
|
|
10004906: 4b13 ldr r3, [pc, #76] @ (10004954 <spi_init+0x60>)
|
|
10004908: 601a str r2, [r3, #0]
|
|
1000490a: 4b13 ldr r3, [pc, #76] @ (10004958 <spi_init+0x64>)
|
|
1000490c: 689b ldr r3, [r3, #8]
|
|
1000490e: 0010 movs r0, r2
|
|
10004910: 4398 bics r0, r3
|
|
10004912: d1fa bne.n 1000490a <spi_init+0x16>
|
|
10004914: 0020 movs r0, r4
|
|
10004916: f7ff ffa3 bl 10004860 <spi_set_baudrate>
|
|
1000491a: 6823 ldr r3, [r4, #0]
|
|
1000491c: 2207 movs r2, #7
|
|
1000491e: 4053 eors r3, r2
|
|
10004920: 32c8 adds r2, #200 @ 0xc8
|
|
10004922: 401a ands r2, r3
|
|
10004924: 2380 movs r3, #128 @ 0x80
|
|
10004926: 015b lsls r3, r3, #5
|
|
10004928: 4323 orrs r3, r4
|
|
1000492a: 601a str r2, [r3, #0]
|
|
1000492c: 0022 movs r2, r4
|
|
1000492e: 3224 adds r2, #36 @ 0x24
|
|
10004930: 2380 movs r3, #128 @ 0x80
|
|
10004932: 019b lsls r3, r3, #6
|
|
10004934: 431a orrs r2, r3
|
|
10004936: 2103 movs r1, #3
|
|
10004938: 6011 str r1, [r2, #0]
|
|
1000493a: 3404 adds r4, #4
|
|
1000493c: 4323 orrs r3, r4
|
|
1000493e: 2202 movs r2, #2
|
|
10004940: 601a str r2, [r3, #0]
|
|
10004942: bd10 pop {r4, pc}
|
|
10004944: 2280 movs r2, #128 @ 0x80
|
|
10004946: 0252 lsls r2, r2, #9
|
|
10004948: e7db b.n 10004902 <spi_init+0xe>
|
|
1000494a: 46c0 nop @ (mov r8, r8)
|
|
1000494c: 4003c000 .word 0x4003c000
|
|
10004950: 4000e000 .word 0x4000e000
|
|
10004954: 4000f000 .word 0x4000f000
|
|
10004958: 4000c000 .word 0x4000c000
|
|
|
|
1000495c <strlen>:
|
|
1000495c: b510 push {r4, lr}
|
|
1000495e: 0783 lsls r3, r0, #30
|
|
10004960: d00a beq.n 10004978 <strlen+0x1c>
|
|
10004962: 0003 movs r3, r0
|
|
10004964: 2103 movs r1, #3
|
|
10004966: e002 b.n 1000496e <strlen+0x12>
|
|
10004968: 3301 adds r3, #1
|
|
1000496a: 420b tst r3, r1
|
|
1000496c: d005 beq.n 1000497a <strlen+0x1e>
|
|
1000496e: 781a ldrb r2, [r3, #0]
|
|
10004970: 2a00 cmp r2, #0
|
|
10004972: d1f9 bne.n 10004968 <strlen+0xc>
|
|
10004974: 1a18 subs r0, r3, r0
|
|
10004976: bd10 pop {r4, pc}
|
|
10004978: 0003 movs r3, r0
|
|
1000497a: 6819 ldr r1, [r3, #0]
|
|
1000497c: 4a0c ldr r2, [pc, #48] @ (100049b0 <strlen+0x54>)
|
|
1000497e: 4c0d ldr r4, [pc, #52] @ (100049b4 <strlen+0x58>)
|
|
10004980: 188a adds r2, r1, r2
|
|
10004982: 438a bics r2, r1
|
|
10004984: 4222 tst r2, r4
|
|
10004986: d10f bne.n 100049a8 <strlen+0x4c>
|
|
10004988: 6859 ldr r1, [r3, #4]
|
|
1000498a: 4a09 ldr r2, [pc, #36] @ (100049b0 <strlen+0x54>)
|
|
1000498c: 3304 adds r3, #4
|
|
1000498e: 188a adds r2, r1, r2
|
|
10004990: 438a bics r2, r1
|
|
10004992: 4222 tst r2, r4
|
|
10004994: d108 bne.n 100049a8 <strlen+0x4c>
|
|
10004996: 6859 ldr r1, [r3, #4]
|
|
10004998: 4a05 ldr r2, [pc, #20] @ (100049b0 <strlen+0x54>)
|
|
1000499a: 3304 adds r3, #4
|
|
1000499c: 188a adds r2, r1, r2
|
|
1000499e: 438a bics r2, r1
|
|
100049a0: 4222 tst r2, r4
|
|
100049a2: d0f1 beq.n 10004988 <strlen+0x2c>
|
|
100049a4: e000 b.n 100049a8 <strlen+0x4c>
|
|
100049a6: 3301 adds r3, #1
|
|
100049a8: 781a ldrb r2, [r3, #0]
|
|
100049aa: 2a00 cmp r2, #0
|
|
100049ac: d1fb bne.n 100049a6 <strlen+0x4a>
|
|
100049ae: e7e1 b.n 10004974 <strlen+0x18>
|
|
100049b0: fefefeff .word 0xfefefeff
|
|
100049b4: 80808080 .word 0x80808080
|
|
|
|
100049b8 <_fini>:
|
|
100049b8: b5f8 push {r3, r4, r5, r6, r7, lr}
|
|
100049ba: 46c0 nop @ (mov r8, r8)
|
|
100049bc: 0000 movs r0, r0
|
|
...
|
|
|
|
100049c0 <__mutex_exit_veneer>:
|
|
100049c0: b401 push {r0}
|
|
100049c2: 4802 ldr r0, [pc, #8] @ (100049cc <__mutex_exit_veneer+0xc>)
|
|
100049c4: 4684 mov ip, r0
|
|
100049c6: bc01 pop {r0}
|
|
100049c8: 4760 bx ip
|
|
100049ca: bf00 nop
|
|
100049cc: 200001c9 .word 0x200001c9
|
|
|
|
100049d0 <____aeabi_ldiv0_veneer>:
|
|
100049d0: b401 push {r0}
|
|
100049d2: 4802 ldr r0, [pc, #8] @ (100049dc <____aeabi_ldiv0_veneer+0xc>)
|
|
100049d4: 4684 mov ip, r0
|
|
100049d6: bc01 pop {r0}
|
|
100049d8: 4760 bx ip
|
|
100049da: bf00 nop
|
|
100049dc: 2000028d .word 0x2000028d
|
|
|
|
100049e0 <____aeabi_idiv0_veneer>:
|
|
100049e0: b401 push {r0}
|
|
100049e2: 4802 ldr r0, [pc, #8] @ (100049ec <____aeabi_idiv0_veneer+0xc>)
|
|
100049e4: 4684 mov ip, r0
|
|
100049e6: bc01 pop {r0}
|
|
100049e8: 4760 bx ip
|
|
100049ea: bf00 nop
|
|
100049ec: 2000028d .word 0x2000028d
|
|
|
|
100049f0 <__spi_write_blocking_veneer>:
|
|
100049f0: b401 push {r0}
|
|
100049f2: 4802 ldr r0, [pc, #8] @ (100049fc <__spi_write_blocking_veneer+0xc>)
|
|
100049f4: 4684 mov ip, r0
|
|
100049f6: bc01 pop {r0}
|
|
100049f8: 4760 bx ip
|
|
100049fa: bf00 nop
|
|
100049fc: 20000215 .word 0x20000215
|
|
|
|
10004a00 <__mutex_try_enter_block_until_veneer>:
|
|
10004a00: b401 push {r0}
|
|
10004a02: 4802 ldr r0, [pc, #8] @ (10004a0c <__mutex_try_enter_block_until_veneer+0xc>)
|
|
10004a04: 4684 mov ip, r0
|
|
10004a06: bc01 pop {r0}
|
|
10004a08: 4760 bx ip
|
|
10004a0a: bf00 nop
|
|
10004a0c: 20000195 .word 0x20000195
|
|
|
|
10004a10 <__spi_write16_blocking_veneer>:
|
|
10004a10: b401 push {r0}
|
|
10004a12: 4802 ldr r0, [pc, #8] @ (10004a1c <__spi_write16_blocking_veneer+0xc>)
|
|
10004a14: 4684 mov ip, r0
|
|
10004a16: bc01 pop {r0}
|
|
10004a18: 4760 bx ip
|
|
10004a1a: bf00 nop
|
|
10004a1c: 2000024f .word 0x2000024f
|
|
|
|
Disassembly of section .data:
|
|
|
|
200000c0 <mutex_try_enter>:
|
|
200000c0: 0003 movs r3, r0
|
|
200000c2: 6800 ldr r0, [r0, #0]
|
|
200000c4: f3ef 8c10 mrs ip, PRIMASK
|
|
200000c8: b672 cpsid i
|
|
200000ca: 6802 ldr r2, [r0, #0]
|
|
200000cc: 2a00 cmp r2, #0
|
|
200000ce: d0fc beq.n 200000ca <mutex_try_enter+0xa>
|
|
200000d0: f3bf 8f5f dmb sy
|
|
200000d4: 2204 movs r2, #4
|
|
200000d6: 569a ldrsb r2, [r3, r2]
|
|
200000d8: 2a00 cmp r2, #0
|
|
200000da: db0b blt.n 200000f4 <mutex_try_enter+0x34>
|
|
200000dc: 2900 cmp r1, #0
|
|
200000de: d010 beq.n 20000102 <mutex_try_enter+0x42>
|
|
200000e0: 600a str r2, [r1, #0]
|
|
200000e2: 2000 movs r0, #0
|
|
200000e4: 681b ldr r3, [r3, #0]
|
|
200000e6: f3bf 8f5f dmb sy
|
|
200000ea: 2200 movs r2, #0
|
|
200000ec: 601a str r2, [r3, #0]
|
|
200000ee: f38c 8810 msr PRIMASK, ip
|
|
200000f2: 4770 bx lr
|
|
200000f4: 22d0 movs r2, #208 @ 0xd0
|
|
200000f6: 0612 lsls r2, r2, #24
|
|
200000f8: 7812 ldrb r2, [r2, #0]
|
|
200000fa: b252 sxtb r2, r2
|
|
200000fc: 711a strb r2, [r3, #4]
|
|
200000fe: 2001 movs r0, #1
|
|
20000100: e7f0 b.n 200000e4 <mutex_try_enter+0x24>
|
|
20000102: 2000 movs r0, #0
|
|
20000104: e7ee b.n 200000e4 <mutex_try_enter+0x24>
|
|
...
|
|
|
|
20000108 <mutex_enter_block_until>:
|
|
20000108: b5f8 push {r3, r4, r5, r6, r7, lr}
|
|
2000010a: 46ce mov lr, r9
|
|
2000010c: 4647 mov r7, r8
|
|
2000010e: b580 push {r7, lr}
|
|
20000110: 0004 movs r4, r0
|
|
20000112: 0017 movs r7, r2
|
|
20000114: 4698 mov r8, r3
|
|
20000116: 6803 ldr r3, [r0, #0]
|
|
20000118: 2b00 cmp r3, #0
|
|
2000011a: d020 beq.n 2000015e <mutex_enter_block_until+0x56>
|
|
2000011c: 23d0 movs r3, #208 @ 0xd0
|
|
2000011e: 061b lsls r3, r3, #24
|
|
20000120: 781b ldrb r3, [r3, #0]
|
|
20000122: b25b sxtb r3, r3
|
|
20000124: 4699 mov r9, r3
|
|
20000126: 6826 ldr r6, [r4, #0]
|
|
20000128: f3ef 8c10 mrs ip, PRIMASK
|
|
2000012c: b672 cpsid i
|
|
2000012e: 6835 ldr r5, [r6, #0]
|
|
20000130: 2d00 cmp r5, #0
|
|
20000132: d0fc beq.n 2000012e <mutex_enter_block_until+0x26>
|
|
20000134: f3bf 8f5f dmb sy
|
|
20000138: 2504 movs r5, #4
|
|
2000013a: 5765 ldrsb r5, [r4, r5]
|
|
2000013c: 2d00 cmp r5, #0
|
|
2000013e: db14 blt.n 2000016a <mutex_enter_block_until+0x62>
|
|
20000140: 6823 ldr r3, [r4, #0]
|
|
20000142: f3bf 8f5f dmb sy
|
|
20000146: 2200 movs r2, #0
|
|
20000148: 601a str r2, [r3, #0]
|
|
2000014a: f38c 8810 msr PRIMASK, ip
|
|
2000014e: 0038 movs r0, r7
|
|
20000150: 4641 mov r1, r8
|
|
20000152: f000 f8a5 bl 200002a0 <__best_effort_wfe_or_timeout_veneer>
|
|
20000156: 2800 cmp r0, #0
|
|
20000158: d0e5 beq.n 20000126 <mutex_enter_block_until+0x1e>
|
|
2000015a: 2000 movs r0, #0
|
|
2000015c: e00f b.n 2000017e <mutex_enter_block_until+0x76>
|
|
2000015e: 4b0a ldr r3, [pc, #40] @ (20000188 <mutex_enter_block_until+0x80>)
|
|
20000160: 4a0a ldr r2, [pc, #40] @ (2000018c <mutex_enter_block_until+0x84>)
|
|
20000162: 480b ldr r0, [pc, #44] @ (20000190 <mutex_enter_block_until+0x88>)
|
|
20000164: 2185 movs r1, #133 @ 0x85
|
|
20000166: f000 f893 bl 20000290 <____assert_func_veneer>
|
|
2000016a: 464b mov r3, r9
|
|
2000016c: 7123 strb r3, [r4, #4]
|
|
2000016e: 6823 ldr r3, [r4, #0]
|
|
20000170: f3bf 8f5f dmb sy
|
|
20000174: 2200 movs r2, #0
|
|
20000176: 601a str r2, [r3, #0]
|
|
20000178: f38c 8810 msr PRIMASK, ip
|
|
2000017c: 2001 movs r0, #1
|
|
2000017e: bcc0 pop {r6, r7}
|
|
20000180: 46b9 mov r9, r7
|
|
20000182: 46b0 mov r8, r6
|
|
20000184: bdf8 pop {r3, r4, r5, r6, r7, pc}
|
|
20000186: 46c0 nop @ (mov r8, r8)
|
|
20000188: 10004d1c .word 0x10004d1c
|
|
2000018c: 10004d74 .word 0x10004d74
|
|
20000190: 10004cd8 .word 0x10004cd8
|
|
|
|
20000194 <mutex_try_enter_block_until>:
|
|
20000194: b570 push {r4, r5, r6, lr}
|
|
20000196: b082 sub sp, #8
|
|
20000198: 0006 movs r6, r0
|
|
2000019a: 0015 movs r5, r2
|
|
2000019c: 001c movs r4, r3
|
|
2000019e: a901 add r1, sp, #4
|
|
200001a0: f7ff ff8e bl 200000c0 <mutex_try_enter>
|
|
200001a4: 2800 cmp r0, #0
|
|
200001a6: d107 bne.n 200001b8 <mutex_try_enter_block_until+0x24>
|
|
200001a8: 9b01 ldr r3, [sp, #4]
|
|
200001aa: b25b sxtb r3, r3
|
|
200001ac: 22d0 movs r2, #208 @ 0xd0
|
|
200001ae: 0612 lsls r2, r2, #24
|
|
200001b0: 7812 ldrb r2, [r2, #0]
|
|
200001b2: b252 sxtb r2, r2
|
|
200001b4: 4293 cmp r3, r2
|
|
200001b6: d101 bne.n 200001bc <mutex_try_enter_block_until+0x28>
|
|
200001b8: b002 add sp, #8
|
|
200001ba: bd70 pop {r4, r5, r6, pc}
|
|
200001bc: 002a movs r2, r5
|
|
200001be: 0023 movs r3, r4
|
|
200001c0: 0030 movs r0, r6
|
|
200001c2: f7ff ffa1 bl 20000108 <mutex_enter_block_until>
|
|
200001c6: e7f7 b.n 200001b8 <mutex_try_enter_block_until+0x24>
|
|
|
|
200001c8 <mutex_exit>:
|
|
200001c8: b510 push {r4, lr}
|
|
200001ca: 6802 ldr r2, [r0, #0]
|
|
200001cc: f3ef 8110 mrs r1, PRIMASK
|
|
200001d0: b672 cpsid i
|
|
200001d2: 6813 ldr r3, [r2, #0]
|
|
200001d4: 2b00 cmp r3, #0
|
|
200001d6: d0fc beq.n 200001d2 <mutex_exit+0xa>
|
|
200001d8: f3bf 8f5f dmb sy
|
|
200001dc: 2304 movs r3, #4
|
|
200001de: 56c3 ldrsb r3, [r0, r3]
|
|
200001e0: 2b00 cmp r3, #0
|
|
200001e2: db0a blt.n 200001fa <mutex_exit+0x32>
|
|
200001e4: 23ff movs r3, #255 @ 0xff
|
|
200001e6: 7103 strb r3, [r0, #4]
|
|
200001e8: 6803 ldr r3, [r0, #0]
|
|
200001ea: f3bf 8f5f dmb sy
|
|
200001ee: 2200 movs r2, #0
|
|
200001f0: 601a str r2, [r3, #0]
|
|
200001f2: f381 8810 msr PRIMASK, r1
|
|
200001f6: bf40 sev
|
|
200001f8: bd10 pop {r4, pc}
|
|
200001fa: 4b03 ldr r3, [pc, #12] @ (20000208 <mutex_exit+0x40>)
|
|
200001fc: 4a03 ldr r2, [pc, #12] @ (2000020c <mutex_exit+0x44>)
|
|
200001fe: 4804 ldr r0, [pc, #16] @ (20000210 <mutex_exit+0x48>)
|
|
20000200: 21b4 movs r1, #180 @ 0xb4
|
|
20000202: f000 f845 bl 20000290 <____assert_func_veneer>
|
|
20000206: 46c0 nop @ (mov r8, r8)
|
|
20000208: 10004d30 .word 0x10004d30
|
|
2000020c: 10004d68 .word 0x10004d68
|
|
20000210: 10004cd8 .word 0x10004cd8
|
|
|
|
20000214 <spi_write_blocking>:
|
|
20000214: b510 push {r4, lr}
|
|
20000216: 0004 movs r4, r0
|
|
20000218: 0010 movs r0, r2
|
|
2000021a: 2200 movs r2, #0
|
|
2000021c: e005 b.n 2000022a <spi_write_blocking+0x16>
|
|
2000021e: 68e3 ldr r3, [r4, #12]
|
|
20000220: 079b lsls r3, r3, #30
|
|
20000222: d5fc bpl.n 2000021e <spi_write_blocking+0xa>
|
|
20000224: 5c8b ldrb r3, [r1, r2]
|
|
20000226: 60a3 str r3, [r4, #8]
|
|
20000228: 3201 adds r2, #1
|
|
2000022a: 4282 cmp r2, r0
|
|
2000022c: d3f7 bcc.n 2000021e <spi_write_blocking+0xa>
|
|
2000022e: e000 b.n 20000232 <spi_write_blocking+0x1e>
|
|
20000230: 68a3 ldr r3, [r4, #8]
|
|
20000232: 68e3 ldr r3, [r4, #12]
|
|
20000234: 075b lsls r3, r3, #29
|
|
20000236: d4fb bmi.n 20000230 <spi_write_blocking+0x1c>
|
|
20000238: 68e3 ldr r3, [r4, #12]
|
|
2000023a: 06db lsls r3, r3, #27
|
|
2000023c: d4fc bmi.n 20000238 <spi_write_blocking+0x24>
|
|
2000023e: e000 b.n 20000242 <spi_write_blocking+0x2e>
|
|
20000240: 68a3 ldr r3, [r4, #8]
|
|
20000242: 68e3 ldr r3, [r4, #12]
|
|
20000244: 075b lsls r3, r3, #29
|
|
20000246: d4fb bmi.n 20000240 <spi_write_blocking+0x2c>
|
|
20000248: 2301 movs r3, #1
|
|
2000024a: 6223 str r3, [r4, #32]
|
|
2000024c: bd10 pop {r4, pc}
|
|
|
|
2000024e <spi_write16_blocking>:
|
|
2000024e: b510 push {r4, lr}
|
|
20000250: 0004 movs r4, r0
|
|
20000252: 0010 movs r0, r2
|
|
20000254: 2200 movs r2, #0
|
|
20000256: e006 b.n 20000266 <spi_write16_blocking+0x18>
|
|
20000258: 68e3 ldr r3, [r4, #12]
|
|
2000025a: 079b lsls r3, r3, #30
|
|
2000025c: d5fc bpl.n 20000258 <spi_write16_blocking+0xa>
|
|
2000025e: 0053 lsls r3, r2, #1
|
|
20000260: 5a5b ldrh r3, [r3, r1]
|
|
20000262: 60a3 str r3, [r4, #8]
|
|
20000264: 3201 adds r2, #1
|
|
20000266: 4282 cmp r2, r0
|
|
20000268: d3f6 bcc.n 20000258 <spi_write16_blocking+0xa>
|
|
2000026a: e000 b.n 2000026e <spi_write16_blocking+0x20>
|
|
2000026c: 68a3 ldr r3, [r4, #8]
|
|
2000026e: 68e3 ldr r3, [r4, #12]
|
|
20000270: 075b lsls r3, r3, #29
|
|
20000272: d4fb bmi.n 2000026c <spi_write16_blocking+0x1e>
|
|
20000274: 68e3 ldr r3, [r4, #12]
|
|
20000276: 06db lsls r3, r3, #27
|
|
20000278: d4fc bmi.n 20000274 <spi_write16_blocking+0x26>
|
|
2000027a: e000 b.n 2000027e <spi_write16_blocking+0x30>
|
|
2000027c: 68a3 ldr r3, [r4, #8]
|
|
2000027e: 68e3 ldr r3, [r4, #12]
|
|
20000280: 075b lsls r3, r3, #29
|
|
20000282: d4fb bmi.n 2000027c <spi_write16_blocking+0x2e>
|
|
20000284: 2301 movs r3, #1
|
|
20000286: 6223 str r3, [r4, #32]
|
|
20000288: bd10 pop {r4, pc}
|
|
...
|
|
|
|
2000028c <__aeabi_idiv0>:
|
|
2000028c: 4770 bx lr
|
|
2000028e: 46c0 nop @ (mov r8, r8)
|
|
|
|
20000290 <____assert_func_veneer>:
|
|
20000290: b401 push {r0}
|
|
20000292: 4802 ldr r0, [pc, #8] @ (2000029c <____assert_func_veneer+0xc>)
|
|
20000294: 4684 mov ip, r0
|
|
20000296: bc01 pop {r0}
|
|
20000298: 4760 bx ip
|
|
2000029a: bf00 nop
|
|
2000029c: 1000213d .word 0x1000213d
|
|
|
|
200002a0 <__best_effort_wfe_or_timeout_veneer>:
|
|
200002a0: b401 push {r0}
|
|
200002a2: 4802 ldr r0, [pc, #8] @ (200002ac <__best_effort_wfe_or_timeout_veneer+0xc>)
|
|
200002a4: 4684 mov ip, r0
|
|
200002a6: bc01 pop {r0}
|
|
200002a8: 4760 bx ip
|
|
200002aa: bf00 nop
|
|
200002ac: 100016ed .word 0x100016ed
|
|
|
|
200002b0 <striped_spin_lock_num>:
|
|
200002b0: 00000010 ....
|
|
|
|
200002b4 <irq_handler_chain_slots>:
|
|
200002b4: 00000000 .word 0x00000000
|
|
200002b8: 00010000 .word 0x00010000
|
|
...
|
|
200002c4: 00020000 .word 0x00020000
|
|
...
|
|
200002d0: 00030000 .word 0x00030000
|
|
...
|
|
200002dc: 00ff0000 .word 0x00ff0000
|
|
200002e0: 00000000 .word 0x00000000
|
|
|
|
200002e4 <irq_handler_chain_first_slot>:
|
|
200002e4: b501 push {r0, lr}
|
|
200002e6: 6848 ldr r0, [r1, #4]
|
|
200002e8: 3101 adds r1, #1
|
|
200002ea: 468e mov lr, r1
|
|
200002ec: 4700 bx r0
|
|
|
|
200002ee <irq_handler_chain_remove_tail>:
|
|
200002ee: 4670 mov r0, lr
|
|
200002f0: 3809 subs r0, #9
|
|
200002f2: 4901 ldr r1, [pc, #4] @ (200002f8 <irq_handler_chain_remove_tail+0xa>)
|
|
200002f4: 4788 blx r1
|
|
200002f6: bd01 pop {r0, pc}
|
|
200002f8: 10000c35 .word 0x10000c35
|
|
|
|
200002fc <default_alarm_pool>:
|
|
200002fc: 20000314 00000000 20000388 200004e4 ... ....... ...
|
|
...
|
|
|
|
20000314 <default_alarm_pool_heap>:
|
|
20000314: 200004f4 00000000 00000000 00000010 ... ............
|
|
...
|
|
|
|
20000330 <aeabi_bits_funcs>:
|
|
20000330: 00003350 .word 0x00003350
|
|
20000334: 0000334c .word 0x0000334c
|
|
20000338: 00003354 .word 0x00003354
|
|
2000033c: 00003352 .word 0x00003352
|
|
|
|
20000340 <aeabi_bits_funcs_end>:
|
|
20000340: 0000534d .word 0x0000534d
|
|
20000344: 0000434d .word 0x0000434d
|
|
20000348: 00003453 .word 0x00003453
|
|
2000034c: 00003443 .word 0x00003443
|
|
|
|
20000350 <stdio_uart>:
|
|
20000350: 100046c5 00000000 100046e5 10004769 .F.......F..iG..
|
|
20000360: 00000000 00000100 ........
|
|
|
|
20000368 <print_mutex>:
|
|
...
|
|
|
|
20000370 <__mutex_array_end>:
|
|
20000370: 100042ed .word 0x100042ed
|
|
20000374: 10003455 .word 0x10003455
|
|
20000378: 10003b55 .word 0x10003b55
|
|
2000037c: 100041bd .word 0x100041bd
|
|
|
|
20000380 <__frame_dummy_init_array_entry>:
|
|
20000380: 10000331 1...
|